--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK11
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    8.503(R)|      SLOW  |   -4.677(R)|      FAST  |CLK11_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLKh
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.181(R)|      SLOW  |    0.339(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.815(R)|      SLOW  |    0.911(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    3.524(R)|      SLOW  |    1.686(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.411(R)|      SLOW  |    0.357(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.840(R)|      SLOW  |   -0.201(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    4.995(R)|      SLOW  |    0.869(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.341(R)|      SLOW  |    0.358(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    7.278(R)|      SLOW  |    1.110(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.358(R)|      SLOW  |    1.152(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.788(R)|      SLOW  |   -0.268(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.327(R)|      SLOW  |   -0.405(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|    4.691(R)|      SLOW  |   -1.319(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    4.303(R)|      SLOW  |    0.342(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    5.052(R)|      SLOW  |    0.255(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.941(R)|      SLOW  |    0.314(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.209(R)|      SLOW  |    0.748(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    9.800(R)|      SLOW  |    1.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.151(R)|      FAST  |    2.056(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.768(R)|      FAST  |    3.336(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.565(R)|      FAST  |    3.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.752(R)|      FAST  |    3.636(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.379(R)|      FAST  |    3.299(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.249(R)|      FAST  |    2.522(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.250(R)|      SLOW  |    1.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.707(R)|      FAST  |    3.324(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.527(R)|      SLOW  |    1.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.694(R)|      SLOW  |    0.760(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    2.034(R)|      SLOW  |    0.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.945(R)|      SLOW  |    1.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    2.681(R)|      SLOW  |    1.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    3.203(R)|      SLOW  |    2.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    3.237(R)|      SLOW  |    1.916(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    3.236(R)|      SLOW  |    1.915(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    2.463(R)|      SLOW  |    1.690(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    2.893(R)|      SLOW  |    1.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    1.070(R)|      SLOW  |    2.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.624(R)|      SLOW  |    2.656(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.187(R)|      FAST  |    3.316(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.108(R)|      FAST  |    3.294(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.070(R)|      FAST  |    3.723(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.002(R)|      FAST  |    3.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    3.151(R)|      SLOW  |    1.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    3.266(R)|      SLOW  |    2.077(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.390(R)|      SLOW  |    2.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.585(R)|      SLOW  |    2.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    2.084(R)|      SLOW  |    2.373(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    2.774(R)|      SLOW  |    2.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    2.277(R)|      SLOW  |    1.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    1.832(R)|      SLOW  |    1.003(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.949(R)|      SLOW  |    1.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.464(R)|      SLOW  |    1.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.522(R)|      SLOW  |    1.333(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.586(R)|      SLOW  |    1.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.536(R)|      SLOW  |    1.992(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    2.056(R)|      SLOW  |    1.888(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.566(R)|      SLOW  |    1.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.119(R)|      SLOW  |    1.958(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |    0.027(R)|      FAST  |    2.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.978(R)|      SLOW  |    2.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    2.155(R)|      SLOW  |    1.722(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.875(R)|      SLOW  |    1.973(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.799(R)|      SLOW  |    3.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    2.356(R)|      SLOW  |    2.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.789(R)|      SLOW  |    3.413(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    1.094(R)|      SLOW  |    3.225(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.662(R)|      FAST  |    3.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.698(R)|      FAST  |    4.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.929(R)|      FAST  |    3.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.256(R)|      FAST  |    3.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.268(R)|      FAST  |    4.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.521(R)|      FAST  |    3.498(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.564(R)|      FAST  |    3.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.207(R)|      FAST  |    3.697(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.296(R)|      SLOW  |    1.734(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    2.336(R)|      SLOW  |    2.055(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.987(R)|      SLOW  |    2.276(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.695(R)|      SLOW  |    2.568(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.982(R)|      SLOW  |    1.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    2.137(R)|      SLOW  |    2.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.878(R)|      SLOW  |    2.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.628(R)|      SLOW  |    3.243(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<15>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    4.100(R)|      SLOW  |    0.423(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    3.734(R)|      SLOW  |    0.995(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    3.443(R)|      SLOW  |    1.770(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    4.330(R)|      SLOW  |    0.441(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    5.759(R)|      SLOW  |   -0.117(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    4.914(R)|      SLOW  |    0.953(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    3.260(R)|      SLOW  |    0.442(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    7.197(R)|      SLOW  |    1.194(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    3.277(R)|      SLOW  |    1.236(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    3.707(R)|      SLOW  |   -0.184(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    3.246(R)|      SLOW  |   -0.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|    4.610(R)|      SLOW  |   -1.255(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|    4.222(R)|      SLOW  |    0.426(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    4.971(R)|      SLOW  |    0.339(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    3.860(R)|      SLOW  |    0.398(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    4.128(R)|      SLOW  |    0.832(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    9.719(R)|      SLOW  |    1.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |    0.088(R)|      FAST  |    2.140(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -0.831(R)|      FAST  |    3.420(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -0.628(R)|      FAST  |    3.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -0.815(R)|      FAST  |    3.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -0.442(R)|      FAST  |    3.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -0.312(R)|      FAST  |    2.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    1.169(R)|      SLOW  |    1.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -0.770(R)|      FAST  |    3.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    2.446(R)|      SLOW  |    2.032(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    1.613(R)|      SLOW  |    0.844(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    1.953(R)|      SLOW  |    0.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    1.864(R)|      SLOW  |    1.788(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    2.600(R)|      SLOW  |    1.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    3.122(R)|      SLOW  |    2.121(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    3.156(R)|      SLOW  |    2.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    3.155(R)|      SLOW  |    1.999(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    2.382(R)|      SLOW  |    1.774(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    2.812(R)|      SLOW  |    1.576(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |    0.989(R)|      SLOW  |    2.744(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    1.543(R)|      SLOW  |    2.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |    0.124(R)|      FAST  |    3.400(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -0.171(R)|      FAST  |    3.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.133(R)|      FAST  |    3.807(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.065(R)|      FAST  |    3.717(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    3.070(R)|      SLOW  |    2.049(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    3.185(R)|      SLOW  |    2.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    2.309(R)|      SLOW  |    2.632(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    2.504(R)|      SLOW  |    2.622(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    2.003(R)|      SLOW  |    2.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    2.693(R)|      SLOW  |    2.608(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    2.196(R)|      SLOW  |    2.040(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    1.751(R)|      SLOW  |    1.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    1.868(R)|      SLOW  |    1.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    2.383(R)|      SLOW  |    1.628(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    1.441(R)|      SLOW  |    1.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    2.505(R)|      SLOW  |    1.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    2.455(R)|      SLOW  |    2.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    1.975(R)|      SLOW  |    1.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    1.485(R)|      SLOW  |    1.697(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    2.038(R)|      SLOW  |    2.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.036(R)|      FAST  |    2.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |    0.897(R)|      SLOW  |    2.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    2.074(R)|      SLOW  |    1.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    1.794(R)|      SLOW  |    2.057(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |    0.718(R)|      SLOW  |    3.538(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    2.275(R)|      SLOW  |    2.474(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |    0.708(R)|      SLOW  |    3.497(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |    1.013(R)|      SLOW  |    3.309(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -0.725(R)|      FAST  |    3.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -0.761(R)|      FAST  |    4.208(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -0.992(R)|      FAST  |    3.600(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -0.319(R)|      FAST  |    3.905(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -0.331(R)|      FAST  |    4.181(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -0.584(R)|      FAST  |    3.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -0.627(R)|      FAST  |    3.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -0.270(R)|      FAST  |    3.781(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    2.215(R)|      SLOW  |    1.818(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    2.255(R)|      SLOW  |    2.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    1.906(R)|      SLOW  |    2.360(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    1.614(R)|      SLOW  |    2.652(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    1.901(R)|      SLOW  |    2.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    2.056(R)|      SLOW  |    2.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    1.797(R)|      SLOW  |    2.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |    0.547(R)|      SLOW  |    3.327(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<16>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.237(R)|      SLOW  |    2.389(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.871(R)|      SLOW  |    2.961(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.580(R)|      SLOW  |    3.736(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.467(R)|      SLOW  |    2.407(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.896(R)|      SLOW  |    1.849(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.051(R)|      SLOW  |    2.919(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.397(R)|      SLOW  |    2.408(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.334(R)|      SLOW  |    3.160(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.414(R)|      SLOW  |    3.202(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.844(R)|      SLOW  |    1.782(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.383(R)|      SLOW  |    1.583(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.747(R)|      SLOW  |    0.255(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.359(R)|      SLOW  |    2.392(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.108(R)|      SLOW  |    2.305(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.997(R)|      SLOW  |    2.364(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.265(R)|      SLOW  |    2.798(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.856(R)|      SLOW  |    3.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.063(R)|      FAST  |    4.106(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.982(R)|      FAST  |    5.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.779(R)|      FAST  |    5.809(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.966(R)|      FAST  |    5.686(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.593(R)|      FAST  |    5.349(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.463(R)|      FAST  |    4.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.231(R)|      FAST  |    3.168(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.921(R)|      FAST  |    5.374(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.753(R)|      FAST  |    3.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.034(R)|      FAST  |    2.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.204(R)|      FAST  |    2.506(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.151(R)|      FAST  |    3.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.737(R)|      SLOW  |    3.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.259(R)|      SLOW  |    4.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.293(R)|      SLOW  |    3.966(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.292(R)|      SLOW  |    3.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.523(R)|      FAST  |    3.740(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.949(R)|      SLOW  |    3.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.429(R)|      FAST  |    4.710(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.008(R)|      FAST  |    4.706(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.027(R)|      FAST  |    5.366(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.322(R)|      FAST  |    5.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.284(R)|      FAST  |    5.773(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.216(R)|      FAST  |    5.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.207(R)|      SLOW  |    4.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.322(R)|      SLOW  |    4.127(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.446(R)|      SLOW  |    4.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.641(R)|      SLOW  |    4.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.149(R)|      FAST  |    4.423(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.830(R)|      SLOW  |    4.574(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.400(R)|      FAST  |    4.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.086(R)|      FAST  |    3.053(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.166(R)|      FAST  |    3.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.520(R)|      SLOW  |    3.594(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.060(R)|      FAST  |    3.383(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.642(R)|      SLOW  |    3.567(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.592(R)|      SLOW  |    4.042(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.307(R)|      FAST  |    3.938(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.056(R)|      FAST  |    3.663(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.366(R)|      FAST  |    4.008(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.187(R)|      FAST  |    4.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.613(R)|      FAST  |    4.903(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.267(R)|      FAST  |    3.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.041(R)|      FAST  |    4.023(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.713(R)|      FAST  |    5.504(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.412(R)|      SLOW  |    4.440(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.726(R)|      FAST  |    5.463(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.533(R)|      FAST  |    5.275(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.876(R)|      FAST  |    5.860(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.912(R)|      FAST  |    6.174(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.143(R)|      FAST  |    5.566(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.470(R)|      FAST  |    5.871(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.482(R)|      FAST  |    6.147(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.735(R)|      FAST  |    5.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.778(R)|      FAST  |    5.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.421(R)|      FAST  |    5.747(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.352(R)|      SLOW  |    3.784(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.392(R)|      SLOW  |    4.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.043(R)|      SLOW  |    4.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.110(R)|      FAST  |    4.618(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.061(R)|      FAST  |    3.979(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.193(R)|      SLOW  |    4.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.092(R)|      FAST  |    4.431(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.810(R)|      FAST  |    5.293(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<17>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.070(R)|      SLOW  |    2.568(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.704(R)|      SLOW  |    3.140(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.413(R)|      SLOW  |    3.915(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.300(R)|      SLOW  |    2.586(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.729(R)|      SLOW  |    2.028(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.884(R)|      SLOW  |    3.098(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.230(R)|      SLOW  |    2.587(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.167(R)|      SLOW  |    3.339(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.247(R)|      SLOW  |    3.381(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.677(R)|      SLOW  |    1.961(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.216(R)|      SLOW  |    1.762(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.580(R)|      SLOW  |    0.434(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.192(R)|      SLOW  |    2.571(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.941(R)|      SLOW  |    2.484(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.830(R)|      SLOW  |    2.543(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.098(R)|      SLOW  |    2.977(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.689(R)|      SLOW  |    3.671(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.122(R)|      FAST  |    4.285(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.041(R)|      FAST  |    5.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.838(R)|      FAST  |    5.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.025(R)|      FAST  |    5.865(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.652(R)|      FAST  |    5.528(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.522(R)|      FAST  |    4.751(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.290(R)|      FAST  |    3.347(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.980(R)|      FAST  |    5.553(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.694(R)|      FAST  |    4.177(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.025(R)|      FAST  |    2.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.145(R)|      FAST  |    2.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.092(R)|      FAST  |    3.933(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.667(R)|      FAST  |    3.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.092(R)|      SLOW  |    4.266(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.126(R)|      SLOW  |    4.145(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.125(R)|      SLOW  |    4.144(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.464(R)|      FAST  |    3.919(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.797(R)|      FAST  |    3.721(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.488(R)|      FAST  |    4.889(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.051(R)|      FAST  |    4.885(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.086(R)|      FAST  |    5.545(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.381(R)|      FAST  |    5.523(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.343(R)|      FAST  |    5.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.275(R)|      FAST  |    5.862(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.040(R)|      SLOW  |    4.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.155(R)|      SLOW  |    4.306(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.333(R)|      FAST  |    4.777(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.500(R)|      FAST  |    4.767(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.090(R)|      FAST  |    4.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.663(R)|      SLOW  |    4.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.341(R)|      FAST  |    4.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.027(R)|      FAST  |    3.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.107(R)|      FAST  |    3.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.434(R)|      FAST  |    3.773(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.119(R)|      FAST  |    3.562(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.550(R)|      FAST  |    3.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.459(R)|      FAST  |    4.221(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.248(R)|      FAST  |    4.117(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.115(R)|      FAST  |    3.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.307(R)|      FAST  |    4.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.246(R)|      FAST  |    5.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.672(R)|      FAST  |    5.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.208(R)|      FAST  |    3.951(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.018(R)|      FAST  |    4.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.772(R)|      FAST  |    5.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.254(R)|      FAST  |    4.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.785(R)|      FAST  |    5.642(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.592(R)|      FAST  |    5.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.935(R)|      FAST  |    6.039(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.971(R)|      FAST  |    6.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.202(R)|      FAST  |    5.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.529(R)|      FAST  |    6.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.541(R)|      FAST  |    6.326(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.794(R)|      FAST  |    5.727(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.837(R)|      FAST  |    5.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.480(R)|      FAST  |    5.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.239(R)|      FAST  |    3.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.276(R)|      FAST  |    4.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.044(R)|      FAST  |    4.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.169(R)|      FAST  |    4.797(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.002(R)|      FAST  |    4.158(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.125(R)|      FAST  |    4.242(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.033(R)|      FAST  |    4.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.869(R)|      FAST  |    5.472(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<18>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.178(R)|      FAST  |    4.605(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |   -0.052(R)|      FAST  |    5.177(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |   -0.286(R)|      FAST  |    5.952(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.376(R)|      SLOW  |    4.623(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    1.805(R)|      SLOW  |    4.065(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    0.960(R)|      SLOW  |    5.135(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |   -0.288(R)|      FAST  |    4.624(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.243(R)|      SLOW  |    5.376(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |   -0.237(R)|      FAST  |    5.418(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |   -0.070(R)|      FAST  |    3.998(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|   -0.385(R)|      FAST  |    3.799(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    0.656(R)|      SLOW  |    2.471(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    0.318(R)|      FAST  |    4.608(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.017(R)|      SLOW  |    4.521(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.022(R)|      FAST  |    4.580(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.206(R)|      FAST  |    5.014(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    5.765(R)|      SLOW  |    5.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.400(R)|      FAST  |    6.322(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -3.319(R)|      FAST  |    7.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -3.116(R)|      FAST  |    8.025(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -3.303(R)|      FAST  |    7.902(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.930(R)|      FAST  |    7.565(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.800(R)|      FAST  |    6.788(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.568(R)|      FAST  |    5.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -3.258(R)|      FAST  |    7.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.584(R)|      FAST  |    6.214(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -1.303(R)|      FAST  |    5.026(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -1.133(R)|      FAST  |    4.722(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -1.186(R)|      FAST  |    5.970(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.611(R)|      FAST  |    5.683(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |   -0.297(R)|      FAST  |    6.303(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |   -0.283(R)|      FAST  |    6.182(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.410(R)|      FAST  |    6.181(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.814(R)|      FAST  |    5.956(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.481(R)|      FAST  |    5.758(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.766(R)|      FAST  |    6.926(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.329(R)|      FAST  |    6.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.364(R)|      FAST  |    7.582(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.659(R)|      FAST  |    7.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.621(R)|      FAST  |    7.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.553(R)|      FAST  |    7.899(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.351(R)|      FAST  |    6.231(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.324(R)|      FAST  |    6.343(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.945(R)|      FAST  |    6.814(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.778(R)|      FAST  |    6.804(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -1.188(R)|      FAST  |    6.639(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.715(R)|      FAST  |    6.790(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.937(R)|      FAST  |    6.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -1.251(R)|      FAST  |    5.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -1.171(R)|      FAST  |    5.909(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.844(R)|      FAST  |    5.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -1.397(R)|      FAST  |    5.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.728(R)|      FAST  |    5.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.819(R)|      FAST  |    6.258(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -1.030(R)|      FAST  |    6.154(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -1.393(R)|      FAST  |    5.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.971(R)|      FAST  |    6.224(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -2.524(R)|      FAST  |    7.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.950(R)|      FAST  |    7.119(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -1.070(R)|      FAST  |    5.988(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -1.296(R)|      FAST  |    6.239(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -2.050(R)|      FAST  |    7.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -1.024(R)|      FAST  |    6.656(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -2.063(R)|      FAST  |    7.679(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.870(R)|      FAST  |    7.491(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -3.213(R)|      FAST  |    8.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -3.249(R)|      FAST  |    8.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.480(R)|      FAST  |    7.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.807(R)|      FAST  |    8.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.819(R)|      FAST  |    8.363(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -3.072(R)|      FAST  |    7.764(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -3.115(R)|      FAST  |    7.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.758(R)|      FAST  |    7.963(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -1.039(R)|      FAST  |    6.000(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -1.002(R)|      FAST  |    6.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.322(R)|      FAST  |    6.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.447(R)|      FAST  |    6.834(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -1.276(R)|      FAST  |    6.195(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -1.153(R)|      FAST  |    6.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -1.245(R)|      FAST  |    6.647(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -2.147(R)|      FAST  |    7.509(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<19>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.602(R)|      SLOW  |    4.119(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.260(R)|      FAST  |    4.691(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.026(R)|      FAST  |    5.466(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    0.832(R)|      SLOW  |    4.137(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.261(R)|      SLOW  |    3.579(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.416(R)|      SLOW  |    4.649(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.024(R)|      FAST  |    4.138(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.699(R)|      SLOW  |    4.890(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.075(R)|      FAST  |    4.932(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    0.242(R)|      FAST  |    3.512(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|   -0.073(R)|      FAST  |    3.313(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    1.112(R)|      SLOW  |    1.985(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    0.724(R)|      SLOW  |    4.122(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.473(R)|      SLOW  |    4.035(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.362(R)|      SLOW  |    4.094(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.630(R)|      SLOW  |    4.528(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.221(R)|      SLOW  |    5.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -2.088(R)|      FAST  |    5.836(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -3.007(R)|      FAST  |    7.116(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.804(R)|      FAST  |    7.539(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.991(R)|      FAST  |    7.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.618(R)|      FAST  |    7.079(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.488(R)|      FAST  |    6.302(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.256(R)|      FAST  |    4.898(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.946(R)|      FAST  |    7.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.272(R)|      FAST  |    5.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.991(R)|      FAST  |    4.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.821(R)|      FAST  |    4.236(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.874(R)|      FAST  |    5.484(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.299(R)|      FAST  |    5.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.015(R)|      FAST  |    5.817(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.029(R)|      FAST  |    5.696(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.098(R)|      FAST  |    5.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.502(R)|      FAST  |    5.470(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.169(R)|      FAST  |    5.272(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.454(R)|      FAST  |    6.440(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -1.017(R)|      FAST  |    6.436(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -2.052(R)|      FAST  |    7.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.347(R)|      FAST  |    7.074(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.309(R)|      FAST  |    7.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.241(R)|      FAST  |    7.413(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |   -0.039(R)|      FAST  |    5.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |   -0.012(R)|      FAST  |    5.857(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.633(R)|      FAST  |    6.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.466(R)|      FAST  |    6.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.876(R)|      FAST  |    6.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.403(R)|      FAST  |    6.304(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.625(R)|      FAST  |    5.736(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.939(R)|      FAST  |    4.783(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.859(R)|      FAST  |    5.423(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.532(R)|      FAST  |    5.324(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -1.085(R)|      FAST  |    5.113(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.416(R)|      FAST  |    5.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.507(R)|      FAST  |    5.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.718(R)|      FAST  |    5.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -1.081(R)|      FAST  |    5.393(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.659(R)|      FAST  |    5.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -2.212(R)|      FAST  |    6.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.638(R)|      FAST  |    6.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.758(R)|      FAST  |    5.502(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.984(R)|      FAST  |    5.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.738(R)|      FAST  |    7.234(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.712(R)|      FAST  |    6.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.751(R)|      FAST  |    7.193(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.558(R)|      FAST  |    7.005(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.901(R)|      FAST  |    7.590(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.937(R)|      FAST  |    7.904(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.168(R)|      FAST  |    7.296(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.495(R)|      FAST  |    7.601(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.507(R)|      FAST  |    7.877(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.760(R)|      FAST  |    7.278(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.803(R)|      FAST  |    7.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.446(R)|      FAST  |    7.477(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.727(R)|      FAST  |    5.514(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.690(R)|      FAST  |    5.835(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -1.010(R)|      FAST  |    6.056(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.135(R)|      FAST  |    6.348(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.964(R)|      FAST  |    5.709(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.841(R)|      FAST  |    5.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.933(R)|      FAST  |    6.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.835(R)|      FAST  |    7.023(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<20>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.934(R)|      SLOW  |    3.769(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.568(R)|      SLOW  |    4.341(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.277(R)|      SLOW  |    5.116(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.164(R)|      SLOW  |    3.787(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.593(R)|      SLOW  |    3.229(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.748(R)|      SLOW  |    4.299(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.271(R)|      FAST  |    3.788(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.031(R)|      SLOW  |    4.540(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.322(R)|      FAST  |    4.582(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    0.541(R)|      SLOW  |    3.162(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.174(R)|      FAST  |    2.963(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    1.444(R)|      SLOW  |    1.635(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.056(R)|      SLOW  |    3.772(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.805(R)|      SLOW  |    3.685(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.694(R)|      SLOW  |    3.744(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.962(R)|      SLOW  |    4.178(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.553(R)|      SLOW  |    4.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.841(R)|      FAST  |    5.486(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.760(R)|      FAST  |    6.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.557(R)|      FAST  |    7.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.744(R)|      FAST  |    7.066(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.371(R)|      FAST  |    6.729(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.241(R)|      FAST  |    5.952(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.009(R)|      FAST  |    4.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.699(R)|      FAST  |    6.754(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.025(R)|      FAST  |    5.378(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.744(R)|      FAST  |    4.190(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.574(R)|      FAST  |    3.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.627(R)|      FAST  |    5.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.052(R)|      FAST  |    4.847(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.262(R)|      FAST  |    5.467(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.276(R)|      FAST  |    5.346(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.149(R)|      FAST  |    5.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.255(R)|      FAST  |    5.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.078(R)|      FAST  |    4.922(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.207(R)|      FAST  |    6.090(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.770(R)|      FAST  |    6.086(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.805(R)|      FAST  |    6.746(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.100(R)|      FAST  |    6.724(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.062(R)|      FAST  |    7.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.994(R)|      FAST  |    7.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.208(R)|      FAST  |    5.395(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.235(R)|      FAST  |    5.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.386(R)|      FAST  |    5.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.219(R)|      FAST  |    5.968(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.629(R)|      FAST  |    5.803(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.156(R)|      FAST  |    5.954(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.378(R)|      FAST  |    5.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.692(R)|      FAST  |    4.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.612(R)|      FAST  |    5.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.285(R)|      FAST  |    4.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.838(R)|      FAST  |    4.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.169(R)|      FAST  |    4.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.260(R)|      FAST  |    5.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.471(R)|      FAST  |    5.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.834(R)|      FAST  |    5.043(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.412(R)|      FAST  |    5.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.965(R)|      FAST  |    6.240(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.391(R)|      FAST  |    6.283(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.511(R)|      FAST  |    5.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.737(R)|      FAST  |    5.403(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.491(R)|      FAST  |    6.884(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.465(R)|      FAST  |    5.820(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.504(R)|      FAST  |    6.843(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.311(R)|      FAST  |    6.655(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.654(R)|      FAST  |    7.240(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.690(R)|      FAST  |    7.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.921(R)|      FAST  |    6.946(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.248(R)|      FAST  |    7.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.260(R)|      FAST  |    7.527(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.513(R)|      FAST  |    6.928(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.556(R)|      FAST  |    7.157(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.199(R)|      FAST  |    7.127(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.480(R)|      FAST  |    5.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.443(R)|      FAST  |    5.485(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.763(R)|      FAST  |    5.706(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.888(R)|      FAST  |    5.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.717(R)|      FAST  |    5.359(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.594(R)|      FAST  |    5.443(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.686(R)|      FAST  |    5.811(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.588(R)|      FAST  |    6.673(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<21>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.481(R)|      SLOW  |    2.136(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.115(R)|      SLOW  |    2.708(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.824(R)|      SLOW  |    3.483(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.711(R)|      SLOW  |    2.154(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.140(R)|      SLOW  |    1.596(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.295(R)|      SLOW  |    2.666(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.641(R)|      SLOW  |    2.155(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.578(R)|      SLOW  |    2.907(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.658(R)|      SLOW  |    2.949(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.088(R)|      SLOW  |    1.529(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.627(R)|      SLOW  |    1.330(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.991(R)|      SLOW  |    0.002(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.603(R)|      SLOW  |    2.139(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.352(R)|      SLOW  |    2.052(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.241(R)|      SLOW  |    2.111(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.509(R)|      SLOW  |    2.545(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    8.100(R)|      SLOW  |    3.239(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.852(R)|      FAST  |    3.853(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.771(R)|      FAST  |    5.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.568(R)|      FAST  |    5.556(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.755(R)|      FAST  |    5.433(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.382(R)|      FAST  |    5.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.252(R)|      FAST  |    4.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.020(R)|      FAST  |    2.915(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.710(R)|      FAST  |    5.121(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.964(R)|      FAST  |    3.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.245(R)|      FAST  |    2.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.415(R)|      FAST  |    2.253(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.362(R)|      FAST  |    3.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.981(R)|      SLOW  |    3.214(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.503(R)|      SLOW  |    3.834(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.537(R)|      SLOW  |    3.713(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.536(R)|      SLOW  |    3.712(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.763(R)|      SLOW  |    3.487(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.193(R)|      SLOW  |    3.289(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.218(R)|      FAST  |    4.457(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.219(R)|      FAST  |    4.453(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.816(R)|      FAST  |    5.113(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.111(R)|      FAST  |    5.091(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.073(R)|      FAST  |    5.520(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.005(R)|      FAST  |    5.430(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.451(R)|      SLOW  |    3.762(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.566(R)|      SLOW  |    3.874(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.690(R)|      SLOW  |    4.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.885(R)|      SLOW  |    4.335(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.384(R)|      SLOW  |    4.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.074(R)|      SLOW  |    4.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.611(R)|      FAST  |    3.753(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.297(R)|      FAST  |    2.800(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.377(R)|      FAST  |    3.440(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.764(R)|      SLOW  |    3.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.151(R)|      FAST  |    3.130(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.886(R)|      SLOW  |    3.314(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.836(R)|      SLOW  |    3.789(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.518(R)|      FAST  |    3.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.155(R)|      FAST  |    3.410(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.577(R)|      FAST  |    3.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.976(R)|      FAST  |    4.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.402(R)|      FAST  |    4.650(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.478(R)|      FAST  |    3.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.252(R)|      FAST  |    3.770(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.502(R)|      FAST  |    5.251(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.656(R)|      SLOW  |    4.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.515(R)|      FAST  |    5.210(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.322(R)|      FAST  |    5.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.665(R)|      FAST  |    5.607(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.701(R)|      FAST  |    5.921(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.932(R)|      FAST  |    5.313(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.259(R)|      FAST  |    5.618(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.271(R)|      FAST  |    5.894(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.524(R)|      FAST  |    5.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.567(R)|      FAST  |    5.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.210(R)|      FAST  |    5.494(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.596(R)|      SLOW  |    3.531(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.636(R)|      SLOW  |    3.852(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.287(R)|      SLOW  |    4.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.101(R)|      FAST  |    4.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.282(R)|      SLOW  |    3.726(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.437(R)|      SLOW  |    3.810(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.303(R)|      FAST  |    4.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.599(R)|      FAST  |    5.040(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<22>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.627(R)|      SLOW  |    1.980(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.261(R)|      SLOW  |    2.552(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.970(R)|      SLOW  |    3.327(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.857(R)|      SLOW  |    1.998(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.286(R)|      SLOW  |    1.440(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.441(R)|      SLOW  |    2.510(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.787(R)|      SLOW  |    1.999(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.724(R)|      SLOW  |    2.751(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.804(R)|      SLOW  |    2.793(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.234(R)|      SLOW  |    1.373(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.773(R)|      SLOW  |    1.174(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.137(R)|      SLOW  |   -0.154(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.749(R)|      SLOW  |    1.983(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.498(R)|      SLOW  |    1.896(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.387(R)|      SLOW  |    1.955(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.655(R)|      SLOW  |    2.389(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    8.246(R)|      SLOW  |    3.083(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.774(R)|      FAST  |    3.697(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.693(R)|      FAST  |    4.977(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.490(R)|      FAST  |    5.400(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.677(R)|      FAST  |    5.277(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.304(R)|      FAST  |    4.940(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.174(R)|      FAST  |    4.163(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.058(R)|      FAST  |    2.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.632(R)|      FAST  |    4.965(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    1.042(R)|      FAST  |    3.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.323(R)|      FAST  |    2.401(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.493(R)|      FAST  |    2.097(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.440(R)|      FAST  |    3.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.127(R)|      SLOW  |    3.058(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.649(R)|      SLOW  |    3.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.683(R)|      SLOW  |    3.557(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.682(R)|      SLOW  |    3.556(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.909(R)|      SLOW  |    3.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.339(R)|      SLOW  |    3.133(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.140(R)|      FAST  |    4.301(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.297(R)|      FAST  |    4.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.738(R)|      FAST  |    4.957(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.033(R)|      FAST  |    4.935(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -0.995(R)|      FAST  |    5.364(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.927(R)|      FAST  |    5.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.597(R)|      SLOW  |    3.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.712(R)|      SLOW  |    3.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.836(R)|      SLOW  |    4.189(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    1.031(R)|      SLOW  |    4.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.530(R)|      SLOW  |    4.014(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.220(R)|      SLOW  |    4.165(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.723(R)|      SLOW  |    3.597(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.375(R)|      FAST  |    2.644(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.455(R)|      FAST  |    3.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.910(R)|      SLOW  |    3.185(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.229(R)|      FAST  |    2.974(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    1.032(R)|      SLOW  |    3.158(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.982(R)|      SLOW  |    3.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.596(R)|      FAST  |    3.529(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.233(R)|      FAST  |    3.254(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.655(R)|      FAST  |    3.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.898(R)|      FAST  |    4.451(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.324(R)|      FAST  |    4.494(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.601(R)|      SLOW  |    3.363(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.330(R)|      FAST  |    3.614(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.424(R)|      FAST  |    5.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.802(R)|      SLOW  |    4.031(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.437(R)|      FAST  |    5.054(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.244(R)|      FAST  |    4.866(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.587(R)|      FAST  |    5.451(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.623(R)|      FAST  |    5.765(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.854(R)|      FAST  |    5.157(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.181(R)|      FAST  |    5.462(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.193(R)|      FAST  |    5.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.446(R)|      FAST  |    5.139(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.489(R)|      FAST  |    5.368(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.132(R)|      FAST  |    5.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.742(R)|      SLOW  |    3.375(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.782(R)|      SLOW  |    3.696(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.433(R)|      SLOW  |    3.917(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.179(R)|      FAST  |    4.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.428(R)|      SLOW  |    3.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.583(R)|      SLOW  |    3.654(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.381(R)|      FAST  |    4.022(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.521(R)|      FAST  |    4.884(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<23>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.677(R)|      SLOW  |    2.987(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.311(R)|      SLOW  |    3.559(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.020(R)|      SLOW  |    4.334(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.907(R)|      SLOW  |    3.005(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.336(R)|      SLOW  |    2.447(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.491(R)|      SLOW  |    3.517(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.837(R)|      SLOW  |    3.006(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.774(R)|      SLOW  |    3.758(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.854(R)|      SLOW  |    3.800(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.284(R)|      SLOW  |    2.380(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.823(R)|      SLOW  |    2.181(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.187(R)|      SLOW  |    0.853(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.799(R)|      SLOW  |    2.990(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.548(R)|      SLOW  |    2.903(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.437(R)|      SLOW  |    2.962(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.705(R)|      SLOW  |    3.396(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.296(R)|      SLOW  |    4.090(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.401(R)|      FAST  |    4.704(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.320(R)|      FAST  |    5.984(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.117(R)|      FAST  |    6.407(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.304(R)|      FAST  |    6.284(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.931(R)|      FAST  |    5.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.801(R)|      FAST  |    5.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.569(R)|      FAST  |    3.766(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.259(R)|      FAST  |    5.972(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.415(R)|      FAST  |    4.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.304(R)|      FAST  |    3.408(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.134(R)|      FAST  |    3.104(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.187(R)|      FAST  |    4.352(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.388(R)|      FAST  |    4.065(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.702(R)|      FAST  |    4.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.733(R)|      SLOW  |    4.564(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.732(R)|      SLOW  |    4.563(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.185(R)|      FAST  |    4.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.518(R)|      FAST  |    4.140(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.767(R)|      FAST  |    5.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.330(R)|      FAST  |    5.304(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.365(R)|      FAST  |    5.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.660(R)|      FAST  |    5.942(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.622(R)|      FAST  |    6.371(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.554(R)|      FAST  |    6.281(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.648(R)|      FAST  |    4.613(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.762(R)|      SLOW  |    4.725(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.054(R)|      FAST  |    5.196(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.221(R)|      FAST  |    5.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.189(R)|      FAST  |    5.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.284(R)|      FAST  |    5.172(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.062(R)|      FAST  |    4.604(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.252(R)|      FAST  |    3.651(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.172(R)|      FAST  |    4.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.155(R)|      FAST  |    4.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.398(R)|      FAST  |    3.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.271(R)|      FAST  |    4.165(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.180(R)|      FAST  |    4.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.031(R)|      FAST  |    4.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.394(R)|      FAST  |    4.261(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.028(R)|      FAST  |    4.606(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.525(R)|      FAST  |    5.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.951(R)|      FAST  |    5.501(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.071(R)|      FAST  |    4.370(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.297(R)|      FAST  |    4.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.051(R)|      FAST  |    6.102(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.025(R)|      FAST  |    5.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.064(R)|      FAST  |    6.061(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.871(R)|      FAST  |    5.873(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.214(R)|      FAST  |    6.458(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.250(R)|      FAST  |    6.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.481(R)|      FAST  |    6.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.808(R)|      FAST  |    6.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.820(R)|      FAST  |    6.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.073(R)|      FAST  |    6.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.116(R)|      FAST  |    6.375(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.759(R)|      FAST  |    6.345(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.040(R)|      FAST  |    4.382(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.003(R)|      FAST  |    4.703(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.323(R)|      FAST  |    4.924(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.448(R)|      FAST  |    5.216(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.277(R)|      FAST  |    4.577(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.154(R)|      FAST  |    4.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.246(R)|      FAST  |    5.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.148(R)|      FAST  |    5.891(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<24>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    2.575(R)|      SLOW  |    2.034(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    2.209(R)|      SLOW  |    2.606(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.918(R)|      SLOW  |    3.381(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.805(R)|      SLOW  |    2.052(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    4.234(R)|      SLOW  |    1.494(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    3.389(R)|      SLOW  |    2.564(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.735(R)|      SLOW  |    2.053(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    5.672(R)|      SLOW  |    2.805(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.752(R)|      SLOW  |    2.847(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    2.182(R)|      SLOW  |    1.427(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    1.721(R)|      SLOW  |    1.228(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    3.085(R)|      SLOW  |   -0.100(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    2.697(R)|      SLOW  |    2.037(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    3.446(R)|      SLOW  |    1.950(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    2.335(R)|      SLOW  |    2.009(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    2.603(R)|      SLOW  |    2.443(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    8.194(R)|      SLOW  |    3.137(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -0.824(R)|      FAST  |    3.751(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -1.743(R)|      FAST  |    5.031(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.540(R)|      FAST  |    5.454(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -1.727(R)|      FAST  |    5.331(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.354(R)|      FAST  |    4.994(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.224(R)|      FAST  |    4.217(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |    0.008(R)|      FAST  |    2.813(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -1.682(R)|      FAST  |    5.019(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.992(R)|      FAST  |    3.643(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |    0.273(R)|      FAST  |    2.455(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.443(R)|      FAST  |    2.151(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |    0.390(R)|      FAST  |    3.399(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    1.075(R)|      SLOW  |    3.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    1.597(R)|      SLOW  |    3.732(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    1.631(R)|      SLOW  |    3.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    1.630(R)|      SLOW  |    3.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.857(R)|      SLOW  |    3.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    1.287(R)|      SLOW  |    3.187(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.190(R)|      FAST  |    4.355(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |    0.247(R)|      FAST  |    4.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -0.788(R)|      FAST  |    5.011(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.083(R)|      FAST  |    4.989(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.045(R)|      FAST  |    5.418(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -0.977(R)|      FAST  |    5.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    1.545(R)|      SLOW  |    3.660(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    1.660(R)|      SLOW  |    3.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.784(R)|      SLOW  |    4.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.979(R)|      SLOW  |    4.233(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |    0.478(R)|      SLOW  |    4.068(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    1.168(R)|      SLOW  |    4.219(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.671(R)|      SLOW  |    3.651(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |    0.325(R)|      FAST  |    2.698(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |    0.405(R)|      FAST  |    3.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.858(R)|      SLOW  |    3.239(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |    0.179(R)|      FAST  |    3.028(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.980(R)|      SLOW  |    3.212(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.930(R)|      SLOW  |    3.687(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.546(R)|      FAST  |    3.583(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |    0.183(R)|      FAST  |    3.308(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.605(R)|      FAST  |    3.653(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -0.948(R)|      FAST  |    4.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.374(R)|      FAST  |    4.548(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.549(R)|      SLOW  |    3.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |    0.280(R)|      FAST  |    3.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.474(R)|      FAST  |    5.149(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.750(R)|      SLOW  |    4.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.487(R)|      FAST  |    5.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.294(R)|      FAST  |    4.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -1.637(R)|      FAST  |    5.505(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -1.673(R)|      FAST  |    5.819(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -1.904(R)|      FAST  |    5.211(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.231(R)|      FAST  |    5.516(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.243(R)|      FAST  |    5.792(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.496(R)|      FAST  |    5.193(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.539(R)|      FAST  |    5.422(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.182(R)|      FAST  |    5.392(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.690(R)|      SLOW  |    3.429(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.730(R)|      SLOW  |    3.750(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |    0.381(R)|      SLOW  |    3.971(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |    0.129(R)|      FAST  |    4.263(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |    0.376(R)|      SLOW  |    3.624(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |    0.531(R)|      SLOW  |    3.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |    0.331(R)|      FAST  |    4.076(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -0.571(R)|      FAST  |    4.938(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<25>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.620(R)|      SLOW  |    3.044(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.254(R)|      SLOW  |    3.616(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.963(R)|      SLOW  |    4.391(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.850(R)|      SLOW  |    3.062(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.279(R)|      SLOW  |    2.504(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.434(R)|      SLOW  |    3.574(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.780(R)|      SLOW  |    3.063(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.717(R)|      SLOW  |    3.815(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.797(R)|      SLOW  |    3.857(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.227(R)|      SLOW  |    2.437(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.766(R)|      SLOW  |    2.238(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.130(R)|      SLOW  |    0.910(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.742(R)|      SLOW  |    3.047(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.491(R)|      SLOW  |    2.960(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.380(R)|      SLOW  |    3.019(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.648(R)|      SLOW  |    3.453(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.239(R)|      SLOW  |    4.147(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.428(R)|      FAST  |    4.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.347(R)|      FAST  |    6.041(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.144(R)|      FAST  |    6.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.331(R)|      FAST  |    6.341(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.958(R)|      FAST  |    6.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.828(R)|      FAST  |    5.227(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.596(R)|      FAST  |    3.823(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.286(R)|      FAST  |    6.029(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.388(R)|      FAST  |    4.653(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.331(R)|      FAST  |    3.465(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.161(R)|      FAST  |    3.161(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.214(R)|      FAST  |    4.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.361(R)|      FAST  |    4.122(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.675(R)|      FAST  |    4.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.689(R)|      FAST  |    4.621(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.675(R)|      SLOW  |    4.620(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.158(R)|      FAST  |    4.395(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.491(R)|      FAST  |    4.197(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.794(R)|      FAST  |    5.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.357(R)|      FAST  |    5.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.392(R)|      FAST  |    6.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.687(R)|      FAST  |    5.999(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.649(R)|      FAST  |    6.428(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.581(R)|      FAST  |    6.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.621(R)|      FAST  |    4.670(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.705(R)|      SLOW  |    4.782(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.027(R)|      FAST  |    5.253(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.194(R)|      FAST  |    5.243(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.216(R)|      FAST  |    5.078(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.257(R)|      FAST  |    5.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.035(R)|      FAST  |    4.661(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.279(R)|      FAST  |    3.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.199(R)|      FAST  |    4.348(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.128(R)|      FAST  |    4.249(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.425(R)|      FAST  |    4.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.244(R)|      FAST  |    4.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.153(R)|      FAST  |    4.697(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.058(R)|      FAST  |    4.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.421(R)|      FAST  |    4.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.001(R)|      FAST  |    4.663(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.552(R)|      FAST  |    5.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.978(R)|      FAST  |    5.558(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.098(R)|      FAST  |    4.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.324(R)|      FAST  |    4.678(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.078(R)|      FAST  |    6.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.052(R)|      FAST  |    5.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.091(R)|      FAST  |    6.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.898(R)|      FAST  |    5.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.241(R)|      FAST  |    6.515(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.277(R)|      FAST  |    6.829(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.508(R)|      FAST  |    6.221(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.835(R)|      FAST  |    6.526(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.847(R)|      FAST  |    6.802(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.100(R)|      FAST  |    6.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.143(R)|      FAST  |    6.432(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.786(R)|      FAST  |    6.402(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.067(R)|      FAST  |    4.439(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.030(R)|      FAST  |    4.760(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.350(R)|      FAST  |    4.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.475(R)|      FAST  |    5.273(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.304(R)|      FAST  |    4.634(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.181(R)|      FAST  |    4.718(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.273(R)|      FAST  |    5.086(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.175(R)|      FAST  |    5.948(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<26>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.686(R)|      SLOW  |    2.970(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.320(R)|      SLOW  |    3.542(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.029(R)|      SLOW  |    4.317(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.916(R)|      SLOW  |    2.988(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.345(R)|      SLOW  |    2.430(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.500(R)|      SLOW  |    3.500(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.846(R)|      SLOW  |    2.989(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.783(R)|      SLOW  |    3.741(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.863(R)|      SLOW  |    3.783(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.293(R)|      SLOW  |    2.363(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.832(R)|      SLOW  |    2.164(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.196(R)|      SLOW  |    0.836(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.808(R)|      SLOW  |    2.973(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.557(R)|      SLOW  |    2.886(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.446(R)|      SLOW  |    2.945(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.714(R)|      SLOW  |    3.379(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.305(R)|      SLOW  |    4.073(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.378(R)|      FAST  |    4.687(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.297(R)|      FAST  |    5.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.094(R)|      FAST  |    6.390(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.281(R)|      FAST  |    6.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.908(R)|      FAST  |    5.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.778(R)|      FAST  |    5.153(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.546(R)|      FAST  |    3.749(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.236(R)|      FAST  |    5.955(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.438(R)|      FAST  |    4.579(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.281(R)|      FAST  |    3.391(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.111(R)|      FAST  |    3.087(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.164(R)|      FAST  |    4.335(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.411(R)|      FAST  |    4.048(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.725(R)|      FAST  |    4.668(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.742(R)|      SLOW  |    4.547(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.741(R)|      SLOW  |    4.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.208(R)|      FAST  |    4.321(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.541(R)|      FAST  |    4.123(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.744(R)|      FAST  |    5.291(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.307(R)|      FAST  |    5.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.342(R)|      FAST  |    5.947(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.637(R)|      FAST  |    5.925(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.599(R)|      FAST  |    6.354(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.531(R)|      FAST  |    6.264(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.671(R)|      FAST  |    4.596(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.771(R)|      SLOW  |    4.708(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.077(R)|      FAST  |    5.179(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.244(R)|      FAST  |    5.169(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.166(R)|      FAST  |    5.004(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.307(R)|      FAST  |    5.155(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.085(R)|      FAST  |    4.587(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.229(R)|      FAST  |    3.634(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.149(R)|      FAST  |    4.274(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.178(R)|      FAST  |    4.175(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.375(R)|      FAST  |    3.964(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.294(R)|      FAST  |    4.148(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.203(R)|      FAST  |    4.623(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.008(R)|      FAST  |    4.519(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.371(R)|      FAST  |    4.244(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.051(R)|      FAST  |    4.589(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.502(R)|      FAST  |    5.441(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.928(R)|      FAST  |    5.484(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.048(R)|      FAST  |    4.353(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.274(R)|      FAST  |    4.604(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.028(R)|      FAST  |    6.085(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.002(R)|      FAST  |    5.021(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.041(R)|      FAST  |    6.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.848(R)|      FAST  |    5.856(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.191(R)|      FAST  |    6.441(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.227(R)|      FAST  |    6.755(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.458(R)|      FAST  |    6.147(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.785(R)|      FAST  |    6.452(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.797(R)|      FAST  |    6.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.050(R)|      FAST  |    6.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.093(R)|      FAST  |    6.358(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.736(R)|      FAST  |    6.328(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.017(R)|      FAST  |    4.365(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.020(R)|      FAST  |    4.686(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.300(R)|      FAST  |    4.907(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.425(R)|      FAST  |    5.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.254(R)|      FAST  |    4.560(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.131(R)|      FAST  |    4.644(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.223(R)|      FAST  |    5.012(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.125(R)|      FAST  |    5.874(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<27>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.844(R)|      SLOW  |    2.808(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.478(R)|      SLOW  |    3.380(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.187(R)|      SLOW  |    4.155(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    2.074(R)|      SLOW  |    2.826(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.503(R)|      SLOW  |    2.268(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.658(R)|      SLOW  |    3.338(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    1.004(R)|      SLOW  |    2.827(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.941(R)|      SLOW  |    3.579(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    1.021(R)|      SLOW  |    3.621(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.451(R)|      SLOW  |    2.201(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.990(R)|      SLOW  |    2.002(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.354(R)|      SLOW  |    0.674(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.966(R)|      SLOW  |    2.811(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.715(R)|      SLOW  |    2.724(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.604(R)|      SLOW  |    2.783(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.872(R)|      SLOW  |    3.217(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.463(R)|      SLOW  |    3.911(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.262(R)|      FAST  |    4.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.181(R)|      FAST  |    5.805(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -1.978(R)|      FAST  |    6.228(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.165(R)|      FAST  |    6.105(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.792(R)|      FAST  |    5.768(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.662(R)|      FAST  |    4.991(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.430(R)|      FAST  |    3.587(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.120(R)|      FAST  |    5.793(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.554(R)|      FAST  |    4.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.165(R)|      FAST  |    3.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |    0.005(R)|      FAST  |    2.925(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.048(R)|      FAST  |    4.173(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.527(R)|      FAST  |    3.886(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.866(R)|      SLOW  |    4.506(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.900(R)|      SLOW  |    4.385(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.899(R)|      SLOW  |    4.384(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.324(R)|      FAST  |    4.159(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.657(R)|      FAST  |    3.961(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.628(R)|      FAST  |    5.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.191(R)|      FAST  |    5.125(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.226(R)|      FAST  |    5.785(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.521(R)|      FAST  |    5.763(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.483(R)|      FAST  |    6.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.415(R)|      FAST  |    6.102(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.814(R)|      SLOW  |    4.434(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.929(R)|      SLOW  |    4.546(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.193(R)|      FAST  |    5.017(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.360(R)|      FAST  |    5.007(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.050(R)|      FAST  |    4.842(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.437(R)|      SLOW  |    4.993(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.201(R)|      FAST  |    4.425(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.113(R)|      FAST  |    3.472(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.033(R)|      FAST  |    4.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.294(R)|      FAST  |    4.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.259(R)|      FAST  |    3.802(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.410(R)|      FAST  |    3.986(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.319(R)|      FAST  |    4.461(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |    0.108(R)|      FAST  |    4.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.255(R)|      FAST  |    4.082(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |    0.167(R)|      FAST  |    4.427(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.386(R)|      FAST  |    5.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.812(R)|      FAST  |    5.322(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |    0.068(R)|      FAST  |    4.191(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.158(R)|      FAST  |    4.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -0.912(R)|      FAST  |    5.923(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |    0.114(R)|      FAST  |    4.859(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -0.925(R)|      FAST  |    5.882(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.732(R)|      FAST  |    5.694(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.075(R)|      FAST  |    6.279(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.111(R)|      FAST  |    6.593(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.342(R)|      FAST  |    5.985(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.669(R)|      FAST  |    6.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.681(R)|      FAST  |    6.566(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -1.934(R)|      FAST  |    5.967(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -1.977(R)|      FAST  |    6.196(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.620(R)|      FAST  |    6.166(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |    0.099(R)|      FAST  |    4.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |    0.136(R)|      FAST  |    4.524(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.184(R)|      FAST  |    4.745(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.309(R)|      FAST  |    5.037(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.138(R)|      FAST  |    4.398(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.015(R)|      FAST  |    4.482(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.107(R)|      FAST  |    4.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.009(R)|      FAST  |    5.712(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<28>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.521(R)|      SLOW  |    3.152(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.155(R)|      SLOW  |    3.724(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.864(R)|      SLOW  |    4.499(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.751(R)|      SLOW  |    3.170(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.180(R)|      SLOW  |    2.612(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.335(R)|      SLOW  |    3.682(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.681(R)|      SLOW  |    3.171(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.618(R)|      SLOW  |    3.923(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.698(R)|      SLOW  |    3.965(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.128(R)|      SLOW  |    2.545(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.667(R)|      SLOW  |    2.346(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.031(R)|      SLOW  |    1.018(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.643(R)|      SLOW  |    3.155(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.392(R)|      SLOW  |    3.068(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.281(R)|      SLOW  |    3.127(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.549(R)|      SLOW  |    3.561(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.140(R)|      SLOW  |    4.255(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.483(R)|      FAST  |    4.869(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.402(R)|      FAST  |    6.149(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.199(R)|      FAST  |    6.572(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.386(R)|      FAST  |    6.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.013(R)|      FAST  |    6.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.883(R)|      FAST  |    5.335(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.651(R)|      FAST  |    3.931(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.341(R)|      FAST  |    6.137(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.333(R)|      FAST  |    4.761(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.386(R)|      FAST  |    3.573(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.216(R)|      FAST  |    3.269(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.269(R)|      FAST  |    4.517(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.306(R)|      FAST  |    4.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.620(R)|      FAST  |    4.850(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.634(R)|      FAST  |    4.729(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.576(R)|      SLOW  |    4.728(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.103(R)|      FAST  |    4.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.436(R)|      FAST  |    4.305(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.849(R)|      FAST  |    5.473(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.412(R)|      FAST  |    5.469(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.447(R)|      FAST  |    6.129(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.742(R)|      FAST  |    6.107(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.704(R)|      FAST  |    6.536(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.636(R)|      FAST  |    6.446(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.566(R)|      FAST  |    4.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.606(R)|      SLOW  |    4.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.028(R)|      FAST  |    5.361(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.139(R)|      FAST  |    5.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.271(R)|      FAST  |    5.186(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.202(R)|      FAST  |    5.337(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.020(R)|      FAST  |    4.769(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.334(R)|      FAST  |    3.816(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.254(R)|      FAST  |    4.456(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.073(R)|      FAST  |    4.357(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.480(R)|      FAST  |    4.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.189(R)|      FAST  |    4.330(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.098(R)|      FAST  |    4.805(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.113(R)|      FAST  |    4.701(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.476(R)|      FAST  |    4.426(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.054(R)|      FAST  |    4.771(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.607(R)|      FAST  |    5.623(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.033(R)|      FAST  |    5.666(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.153(R)|      FAST  |    4.535(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.379(R)|      FAST  |    4.786(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.133(R)|      FAST  |    6.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.107(R)|      FAST  |    5.203(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.146(R)|      FAST  |    6.226(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.953(R)|      FAST  |    6.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.296(R)|      FAST  |    6.623(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.332(R)|      FAST  |    6.937(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.563(R)|      FAST  |    6.329(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.890(R)|      FAST  |    6.634(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.902(R)|      FAST  |    6.910(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.155(R)|      FAST  |    6.311(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.198(R)|      FAST  |    6.540(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.841(R)|      FAST  |    6.510(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.122(R)|      FAST  |    4.547(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.085(R)|      FAST  |    4.868(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.405(R)|      FAST  |    5.089(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.530(R)|      FAST  |    5.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.359(R)|      FAST  |    4.742(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.236(R)|      FAST  |    4.826(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.328(R)|      FAST  |    5.194(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.230(R)|      FAST  |    6.056(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<29>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    0.779(R)|      SLOW  |    3.935(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    0.413(R)|      SLOW  |    4.507(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.122(R)|      SLOW  |    5.282(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.009(R)|      SLOW  |    3.953(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    2.438(R)|      SLOW  |    3.395(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    1.593(R)|      SLOW  |    4.465(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.119(R)|      FAST  |    3.954(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    3.876(R)|      SLOW  |    4.706(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.170(R)|      FAST  |    4.748(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    0.386(R)|      SLOW  |    3.328(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.022(R)|      FAST  |    3.129(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    1.289(R)|      SLOW  |    1.801(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    0.901(R)|      SLOW  |    3.938(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    1.650(R)|      SLOW  |    3.851(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    0.539(R)|      SLOW  |    3.910(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    0.807(R)|      SLOW  |    4.344(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    6.398(R)|      SLOW  |    5.038(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.993(R)|      FAST  |    5.652(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.912(R)|      FAST  |    6.932(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.709(R)|      FAST  |    7.355(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.896(R)|      FAST  |    7.232(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -2.523(R)|      FAST  |    6.895(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -2.393(R)|      FAST  |    6.118(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -1.161(R)|      FAST  |    4.714(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.851(R)|      FAST  |    6.920(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |   -0.177(R)|      FAST  |    5.544(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.896(R)|      FAST  |    4.356(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.726(R)|      FAST  |    4.052(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.779(R)|      FAST  |    5.300(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |   -0.204(R)|      FAST  |    5.013(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.110(R)|      FAST  |    5.633(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.124(R)|      FAST  |    5.512(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |   -0.003(R)|      FAST  |    5.511(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |   -0.407(R)|      FAST  |    5.286(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |   -0.074(R)|      FAST  |    5.088(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -1.359(R)|      FAST  |    6.256(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.922(R)|      FAST  |    6.252(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.957(R)|      FAST  |    6.912(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -2.252(R)|      FAST  |    6.890(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -2.214(R)|      FAST  |    7.319(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -2.146(R)|      FAST  |    7.229(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.056(R)|      FAST  |    5.561(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.083(R)|      FAST  |    5.673(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |   -0.538(R)|      FAST  |    6.144(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |   -0.371(R)|      FAST  |    6.134(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.781(R)|      FAST  |    5.969(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |   -0.308(R)|      FAST  |    6.120(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |   -0.530(R)|      FAST  |    5.552(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.844(R)|      FAST  |    4.599(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.764(R)|      FAST  |    5.239(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |   -0.437(R)|      FAST  |    5.140(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.990(R)|      FAST  |    4.929(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |   -0.321(R)|      FAST  |    5.113(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |   -0.412(R)|      FAST  |    5.588(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.623(R)|      FAST  |    5.484(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.986(R)|      FAST  |    5.209(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.564(R)|      FAST  |    5.554(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -2.117(R)|      FAST  |    6.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -1.543(R)|      FAST  |    6.449(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.663(R)|      FAST  |    5.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.889(R)|      FAST  |    5.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.643(R)|      FAST  |    7.050(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.617(R)|      FAST  |    5.986(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.656(R)|      FAST  |    7.009(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -1.463(R)|      FAST  |    6.821(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.806(R)|      FAST  |    7.406(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.842(R)|      FAST  |    7.720(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -3.073(R)|      FAST  |    7.112(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -2.400(R)|      FAST  |    7.417(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -2.412(R)|      FAST  |    7.693(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.665(R)|      FAST  |    7.094(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.708(R)|      FAST  |    7.323(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -2.351(R)|      FAST  |    7.293(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.632(R)|      FAST  |    5.330(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.595(R)|      FAST  |    5.651(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.915(R)|      FAST  |    5.872(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -1.040(R)|      FAST  |    6.164(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.869(R)|      FAST  |    5.525(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.746(R)|      FAST  |    5.609(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.838(R)|      FAST  |    5.977(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.740(R)|      FAST  |    6.839(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<30>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.638(R)|      SLOW  |    3.021(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.272(R)|      SLOW  |    3.593(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    0.981(R)|      SLOW  |    4.368(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.868(R)|      SLOW  |    3.039(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.297(R)|      SLOW  |    2.481(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.452(R)|      SLOW  |    3.551(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.798(R)|      SLOW  |    3.040(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.735(R)|      SLOW  |    3.792(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.815(R)|      SLOW  |    3.834(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.245(R)|      SLOW  |    2.414(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.784(R)|      SLOW  |    2.215(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.148(R)|      SLOW  |    0.887(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.760(R)|      SLOW  |    3.024(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.509(R)|      SLOW  |    2.937(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.398(R)|      SLOW  |    2.996(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.666(R)|      SLOW  |    3.430(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.257(R)|      SLOW  |    4.124(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.443(R)|      FAST  |    4.738(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.362(R)|      FAST  |    6.018(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.159(R)|      FAST  |    6.441(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.346(R)|      FAST  |    6.318(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.973(R)|      FAST  |    5.981(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.843(R)|      FAST  |    5.204(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.611(R)|      FAST  |    3.800(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.301(R)|      FAST  |    6.006(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.373(R)|      FAST  |    4.630(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.346(R)|      FAST  |    3.442(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.176(R)|      FAST  |    3.138(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.229(R)|      FAST  |    4.386(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.346(R)|      FAST  |    4.099(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.660(R)|      SLOW  |    4.719(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.694(R)|      SLOW  |    4.598(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.693(R)|      SLOW  |    4.597(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.143(R)|      FAST  |    4.372(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.476(R)|      FAST  |    4.174(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.809(R)|      FAST  |    5.342(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.372(R)|      FAST  |    5.338(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.407(R)|      FAST  |    5.998(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.702(R)|      FAST  |    5.976(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.664(R)|      FAST  |    6.405(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.596(R)|      FAST  |    6.315(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.608(R)|      SLOW  |    4.647(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.723(R)|      SLOW  |    4.759(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.012(R)|      FAST  |    5.230(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.179(R)|      FAST  |    5.220(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.231(R)|      FAST  |    5.055(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.242(R)|      FAST  |    5.206(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.020(R)|      FAST  |    4.638(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.294(R)|      FAST  |    3.685(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.214(R)|      FAST  |    4.325(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.113(R)|      FAST  |    4.226(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.440(R)|      FAST  |    4.015(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.229(R)|      FAST  |    4.199(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.138(R)|      FAST  |    4.674(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.073(R)|      FAST  |    4.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.436(R)|      FAST  |    4.295(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.014(R)|      FAST  |    4.640(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.567(R)|      FAST  |    5.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.993(R)|      FAST  |    5.535(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.113(R)|      FAST  |    4.404(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.339(R)|      FAST  |    4.655(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.093(R)|      FAST  |    6.136(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.067(R)|      FAST  |    5.072(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.106(R)|      FAST  |    6.095(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.913(R)|      FAST  |    5.907(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.256(R)|      FAST  |    6.492(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.292(R)|      FAST  |    6.806(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.523(R)|      FAST  |    6.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.850(R)|      FAST  |    6.503(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.862(R)|      FAST  |    6.779(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.115(R)|      FAST  |    6.180(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.158(R)|      FAST  |    6.409(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.801(R)|      FAST  |    6.379(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.082(R)|      FAST  |    4.416(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.045(R)|      FAST  |    4.737(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.365(R)|      FAST  |    4.958(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.490(R)|      FAST  |    5.250(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.319(R)|      FAST  |    4.611(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.196(R)|      FAST  |    4.695(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.288(R)|      FAST  |    5.063(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.190(R)|      FAST  |    5.925(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock SW<31>
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
FlashData<0> |    1.669(R)|      SLOW  |    2.993(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<1> |    1.303(R)|      SLOW  |    3.565(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<2> |    1.012(R)|      SLOW  |    4.340(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<3> |    1.899(R)|      SLOW  |    3.011(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<4> |    3.328(R)|      SLOW  |    2.453(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<5> |    2.483(R)|      SLOW  |    3.523(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<6> |    0.829(R)|      SLOW  |    3.012(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<7> |    4.766(R)|      SLOW  |    3.764(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<8> |    0.846(R)|      SLOW  |    3.806(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<9> |    1.276(R)|      SLOW  |    2.386(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<10>|    0.815(R)|      SLOW  |    2.187(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<11>|    2.179(R)|      SLOW  |    0.859(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<12>|    1.791(R)|      SLOW  |    2.996(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<13>|    2.540(R)|      SLOW  |    2.909(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<14>|    1.429(R)|      SLOW  |    2.968(R)|      SLOW  |CLK_BUFG          |   0.000|
FlashData<15>|    1.697(R)|      SLOW  |    3.402(R)|      SLOW  |CLK_BUFG          |   0.000|
RST          |    7.288(R)|      SLOW  |    4.096(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<0>  |   -1.432(R)|      FAST  |    4.710(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<1>  |   -2.351(R)|      FAST  |    5.990(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<2>  |   -2.148(R)|      FAST  |    6.413(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<3>  |   -2.335(R)|      FAST  |    6.290(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<4>  |   -1.962(R)|      FAST  |    5.953(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<5>  |   -1.832(R)|      FAST  |    5.176(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<6>  |   -0.600(R)|      FAST  |    3.772(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<7>  |   -2.290(R)|      FAST  |    5.978(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<8>  |    0.384(R)|      FAST  |    4.602(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<9>  |   -0.335(R)|      FAST  |    3.414(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<10> |   -0.165(R)|      FAST  |    3.110(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<11> |   -0.218(R)|      FAST  |    4.358(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<12> |    0.357(R)|      FAST  |    4.071(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<13> |    0.691(R)|      SLOW  |    4.691(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<14> |    0.725(R)|      SLOW  |    4.570(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<15> |    0.724(R)|      SLOW  |    4.569(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<16> |    0.154(R)|      FAST  |    4.344(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<17> |    0.487(R)|      FAST  |    4.146(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<18> |   -0.798(R)|      FAST  |    5.314(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<19> |   -0.361(R)|      FAST  |    5.310(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<20> |   -1.396(R)|      FAST  |    5.970(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<21> |   -1.691(R)|      FAST  |    5.948(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<22> |   -1.653(R)|      FAST  |    6.377(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<23> |   -1.585(R)|      FAST  |    6.287(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<24> |    0.639(R)|      SLOW  |    4.619(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<25> |    0.754(R)|      SLOW  |    4.731(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<26> |    0.023(R)|      FAST  |    5.202(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<27> |    0.190(R)|      FAST  |    5.192(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<28> |   -0.220(R)|      FAST  |    5.027(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<29> |    0.262(R)|      SLOW  |    5.178(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<30> |    0.031(R)|      FAST  |    4.610(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram1Data<31> |   -0.283(R)|      FAST  |    3.657(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<0>  |   -0.203(R)|      FAST  |    4.297(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<1>  |    0.124(R)|      FAST  |    4.198(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<2>  |   -0.429(R)|      FAST  |    3.987(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<3>  |    0.240(R)|      FAST  |    4.171(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<4>  |    0.149(R)|      FAST  |    4.646(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<5>  |   -0.062(R)|      FAST  |    4.542(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<6>  |   -0.425(R)|      FAST  |    4.267(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<7>  |   -0.003(R)|      FAST  |    4.612(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<8>  |   -1.556(R)|      FAST  |    5.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<9>  |   -0.982(R)|      FAST  |    5.507(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<10> |   -0.102(R)|      FAST  |    4.376(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<11> |   -0.328(R)|      FAST  |    4.627(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<12> |   -1.082(R)|      FAST  |    6.108(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<13> |   -0.056(R)|      FAST  |    5.044(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<14> |   -1.095(R)|      FAST  |    6.067(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<15> |   -0.902(R)|      FAST  |    5.879(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<16> |   -2.245(R)|      FAST  |    6.464(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<17> |   -2.281(R)|      FAST  |    6.778(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<18> |   -2.512(R)|      FAST  |    6.170(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<19> |   -1.839(R)|      FAST  |    6.475(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<20> |   -1.851(R)|      FAST  |    6.751(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<21> |   -2.104(R)|      FAST  |    6.152(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<22> |   -2.147(R)|      FAST  |    6.381(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<23> |   -1.790(R)|      FAST  |    6.351(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<24> |   -0.071(R)|      FAST  |    4.388(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<25> |   -0.034(R)|      FAST  |    4.709(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<26> |   -0.354(R)|      FAST  |    4.930(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<27> |   -0.479(R)|      FAST  |    5.222(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<28> |   -0.308(R)|      FAST  |    4.583(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<29> |   -0.185(R)|      FAST  |    4.667(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<30> |   -0.277(R)|      FAST  |    5.035(R)|      SLOW  |CLK_BUFG          |   0.000|
Ram2Data<31> |   -1.179(R)|      FAST  |    5.897(R)|      SLOW  |CLK_BUFG          |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock u_txd
------------+------------+------------+------------+------------+-------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                         | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)        | Phase  |
------------+------------+------------+------------+------------+-------------------------+--------+
RST         |    9.292(F)|      SLOW  |   -5.368(F)|      FAST  |phy_mem1/uart1/u2/rxd_inv|   0.000|
------------+------------+------------+------------+------------+-------------------------+--------+

Clock CLKh to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        19.793(R)|      SLOW  |        11.429(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.657(R)|      SLOW  |        11.804(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.764(R)|      SLOW  |        11.852(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.329(R)|      SLOW  |        11.784(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.007(R)|      SLOW  |        11.574(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.604(R)|      SLOW  |        12.169(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.497(R)|      SLOW  |        12.121(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.661(R)|      SLOW  |        12.236(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        20.946(R)|      SLOW  |        12.418(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        18.204(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        16.981(R)|      SLOW  |         9.962(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.003(R)|      SLOW  |         9.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.200(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        17.247(R)|      SLOW  |        10.139(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.163(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.329(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.340(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.205(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.297(R)|      SLOW  |        10.174(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.463(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.830(R)|      SLOW  |        10.589(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        17.952(R)|      SLOW  |        10.589(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.820(R)|      SLOW  |        10.517(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.674(R)|      SLOW  |        10.414(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        17.639(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        17.655(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.463(R)|      SLOW  |        10.265(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.697(R)|      SLOW  |        10.427(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.236(R)|      SLOW  |        10.116(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        16.798(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        14.978(R)|      SLOW  |         8.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        16.449(R)|      SLOW  |         9.642(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        17.296(R)|      SLOW  |         9.806(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        16.716(R)|      SLOW  |         9.590(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.150(R)|      SLOW  |         8.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.101(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        18.554(R)|      SLOW  |        10.000(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.371(R)|      SLOW  |         9.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.013(R)|      SLOW  |         9.108(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        15.627(R)|      SLOW  |         9.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        15.767(R)|      SLOW  |         8.867(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.138(R)|      SLOW  |         9.759(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.489(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        18.922(R)|      SLOW  |        11.073(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        16.847(R)|      SLOW  |         9.654(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        16.594(R)|      SLOW  |         9.551(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        15.941(R)|      SLOW  |         9.087(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        15.703(R)|      SLOW  |         8.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.321(R)|      SLOW  |         9.577(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.231(R)|      SLOW  |         8.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.506(R)|      SLOW  |         7.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.628(R)|      SLOW  |         7.304(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.445(R)|      SLOW  |         7.201(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        12.410(R)|      SLOW  |         7.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.545(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.082(R)|      SLOW  |         9.482(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.300(R)|      SLOW  |         9.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.133(R)|      SLOW  |         9.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.870(R)|      SLOW  |         9.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.468(R)|      SLOW  |         9.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.531(R)|      SLOW  |         9.772(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.264(R)|      SLOW  |         9.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.773(R)|      SLOW  |         9.885(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.391(R)|      SLOW  |         9.085(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.436(R)|      SLOW  |        10.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.376(R)|      SLOW  |         8.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        13.762(R)|      SLOW  |         7.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        12.420(R)|      SLOW  |         7.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        14.452(R)|      SLOW  |         8.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        12.481(R)|      SLOW  |         7.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        16.931(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.086(R)|      SLOW  |         7.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        19.363(R)|      SLOW  |         7.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        19.725(R)|      SLOW  |         7.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        20.434(R)|      SLOW  |         7.937(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.331(R)|      SLOW  |         8.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        16.300(R)|      SLOW  |         9.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        19.725(R)|      SLOW  |         7.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.131(R)|      SLOW  |         8.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        17.602(R)|      SLOW  |         8.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        17.840(R)|      SLOW  |         8.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        16.783(R)|      SLOW  |         8.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        16.783(R)|      SLOW  |         8.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.171(R)|      SLOW  |         8.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.171(R)|      SLOW  |         8.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        18.935(R)|      SLOW  |         8.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        16.674(R)|      SLOW  |         8.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        16.674(R)|      SLOW  |         8.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.526(R)|      SLOW  |         8.285(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.526(R)|      SLOW  |         8.258(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        18.763(R)|      SLOW  |         7.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        18.763(R)|      SLOW  |         7.851(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.086(R)|      SLOW  |         7.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        19.363(R)|      SLOW  |         7.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        18.845(R)|      SLOW  |         8.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        18.845(R)|      SLOW  |         8.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        17.840(R)|      SLOW  |         8.412(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        17.819(R)|      SLOW  |         8.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        17.821(R)|      SLOW  |         8.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.304(R)|      SLOW  |         8.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        17.521(R)|      SLOW  |         8.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        17.521(R)|      SLOW  |         8.528(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.805(R)|      SLOW  |         8.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.326(R)|      SLOW  |         9.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        13.935(R)|      SLOW  |         8.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.257(R)|      SLOW  |         8.873(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        11.722(R)|      SLOW  |         6.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.544(R)|      SLOW  |         9.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.389(R)|      SLOW  |         8.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.644(R)|      SLOW  |         9.260(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.488(R)|      SLOW  |         9.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        14.913(R)|      SLOW  |         8.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.301(R)|      SLOW  |         9.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.288(R)|      SLOW  |         8.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        15.616(R)|      SLOW  |         9.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        15.758(R)|      SLOW  |         9.275(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        15.725(R)|      SLOW  |         9.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.507(R)|      SLOW  |         9.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.442(R)|      SLOW  |         9.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.587(R)|      SLOW  |         9.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.165(R)|      SLOW  |         8.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        11.862(R)|      SLOW  |         6.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        13.628(R)|      SLOW  |         7.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        13.875(R)|      SLOW  |         8.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        14.789(R)|      SLOW  |         8.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.595(R)|      SLOW  |         8.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.595(R)|      SLOW  |         8.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.822(R)|      SLOW  |         9.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.822(R)|      SLOW  |         9.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.841(R)|      SLOW  |         8.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.534(R)|      SLOW  |         8.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.626(R)|      SLOW  |         8.905(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.165(R)|      SLOW  |         8.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.280(R)|      SLOW  |         8.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.280(R)|      SLOW  |         8.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.202(R)|      SLOW  |         8.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.202(R)|      SLOW  |         8.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        18.996(R)|      SLOW  |         7.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.196(R)|      SLOW  |         8.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        18.779(R)|      SLOW  |         7.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.063(R)|      SLOW  |         8.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.489(R)|      SLOW  |         7.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.489(R)|      SLOW  |         7.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        18.765(R)|      SLOW  |         7.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.127(R)|      SLOW  |         7.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.127(R)|      SLOW  |         7.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.383(R)|      SLOW  |         7.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        19.842(R)|      SLOW  |         7.589(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        19.842(R)|      SLOW  |         7.602(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.165(R)|      SLOW  |         8.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.753(R)|      SLOW  |         8.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        17.931(R)|      SLOW  |         8.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        17.931(R)|      SLOW  |         8.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        17.929(R)|      SLOW  |         8.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.633(R)|      SLOW  |         8.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.633(R)|      SLOW  |         8.588(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        18.996(R)|      SLOW  |         7.884(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        14.151(R)|      SLOW  |         8.265(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        17.577(R)|      SLOW  |        10.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        17.151(R)|      SLOW  |        10.160(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        20.064(R)|      SLOW  |        10.851(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        20.620(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        20.200(R)|      SLOW  |        10.501(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        21.353(R)|      SLOW  |        11.049(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        20.605(R)|      SLOW  |        10.296(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        19.626(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        21.858(R)|      SLOW  |        11.088(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        22.123(R)|      SLOW  |        10.697(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        18.986(R)|      SLOW  |         9.207(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        21.272(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        19.205(R)|      SLOW  |         9.662(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        20.360(R)|      SLOW  |        10.323(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        19.568(R)|      SLOW  |         9.798(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        19.335(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        20.496(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        19.826(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<15> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        19.877(R)|      SLOW  |        11.492(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        20.741(R)|      SLOW  |        11.867(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        20.848(R)|      SLOW  |        11.915(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        20.413(R)|      SLOW  |        11.847(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        20.091(R)|      SLOW  |        11.637(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        20.688(R)|      SLOW  |        12.232(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        20.581(R)|      SLOW  |        12.184(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        20.745(R)|      SLOW  |        12.299(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        21.030(R)|      SLOW  |        12.481(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        18.288(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        17.065(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        17.087(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        17.284(R)|      SLOW  |        10.174(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        17.331(R)|      SLOW  |        10.202(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        17.247(R)|      SLOW  |        10.169(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        17.413(R)|      SLOW  |        10.289(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        17.424(R)|      SLOW  |        10.228(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        17.289(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        17.381(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        17.547(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        17.914(R)|      SLOW  |        10.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        18.036(R)|      SLOW  |        10.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        17.904(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        17.758(R)|      SLOW  |        10.477(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        17.723(R)|      SLOW  |        10.416(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        17.739(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        17.547(R)|      SLOW  |        10.328(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        17.781(R)|      SLOW  |        10.490(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        17.320(R)|      SLOW  |        10.179(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        16.882(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        15.062(R)|      SLOW  |         8.825(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        16.533(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        17.380(R)|      SLOW  |         9.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        16.800(R)|      SLOW  |         9.653(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        15.234(R)|      SLOW  |         8.681(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        17.185(R)|      SLOW  |         9.957(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        18.638(R)|      SLOW  |        10.063(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        16.455(R)|      SLOW  |         9.247(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        16.097(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        15.711(R)|      SLOW  |         9.129(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        15.851(R)|      SLOW  |         8.930(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        17.222(R)|      SLOW  |         9.822(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        17.573(R)|      SLOW  |        10.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        19.006(R)|      SLOW  |        11.136(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        16.931(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        16.678(R)|      SLOW  |         9.614(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        16.025(R)|      SLOW  |         9.150(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        15.787(R)|      SLOW  |         8.932(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        16.405(R)|      SLOW  |         9.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        15.315(R)|      SLOW  |         9.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        12.590(R)|      SLOW  |         7.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        12.712(R)|      SLOW  |         7.367(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        12.529(R)|      SLOW  |         7.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        12.494(R)|      SLOW  |         7.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        15.629(R)|      SLOW  |         9.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        16.166(R)|      SLOW  |         9.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        16.384(R)|      SLOW  |         9.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        16.217(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        15.954(R)|      SLOW  |         9.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        16.552(R)|      SLOW  |         9.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        16.615(R)|      SLOW  |         9.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        16.348(R)|      SLOW  |         9.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        16.857(R)|      SLOW  |         9.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        15.475(R)|      SLOW  |         9.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        17.520(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        14.460(R)|      SLOW  |         8.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        13.846(R)|      SLOW  |         8.032(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        12.504(R)|      SLOW  |         7.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        14.536(R)|      SLOW  |         8.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        12.565(R)|      SLOW  |         7.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        17.015(R)|      SLOW  |         8.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        20.170(R)|      SLOW  |         7.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        19.447(R)|      SLOW  |         7.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        19.809(R)|      SLOW  |         7.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        20.518(R)|      SLOW  |         8.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        17.415(R)|      SLOW  |         8.583(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        16.384(R)|      SLOW  |         9.245(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        19.809(R)|      SLOW  |         7.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        18.215(R)|      SLOW  |         8.683(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        17.686(R)|      SLOW  |         8.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        17.924(R)|      SLOW  |         8.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        16.867(R)|      SLOW  |         8.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        16.867(R)|      SLOW  |         8.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        19.255(R)|      SLOW  |         8.781(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        19.255(R)|      SLOW  |         8.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        19.019(R)|      SLOW  |         8.684(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        16.758(R)|      SLOW  |         8.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        16.758(R)|      SLOW  |         8.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        16.610(R)|      SLOW  |         8.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        16.610(R)|      SLOW  |         8.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        18.847(R)|      SLOW  |         7.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        18.847(R)|      SLOW  |         7.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        20.170(R)|      SLOW  |         7.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        19.447(R)|      SLOW  |         7.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        18.929(R)|      SLOW  |         8.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        18.929(R)|      SLOW  |         8.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        17.924(R)|      SLOW  |         8.475(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        17.903(R)|      SLOW  |         8.391(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        17.905(R)|      SLOW  |         8.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        17.388(R)|      SLOW  |         8.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        17.605(R)|      SLOW  |         8.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        17.605(R)|      SLOW  |         8.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        14.889(R)|      SLOW  |         8.849(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        16.410(R)|      SLOW  |         9.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        14.019(R)|      SLOW  |         8.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        15.341(R)|      SLOW  |         8.936(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        11.806(R)|      SLOW  |         6.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        15.628(R)|      SLOW  |         9.127(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        14.473(R)|      SLOW  |         8.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        15.728(R)|      SLOW  |         9.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        15.572(R)|      SLOW  |         9.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        14.997(R)|      SLOW  |         8.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        16.385(R)|      SLOW  |         9.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        15.372(R)|      SLOW  |         9.014(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        15.700(R)|      SLOW  |         9.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        15.842(R)|      SLOW  |         9.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        15.809(R)|      SLOW  |         9.308(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        16.591(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        16.526(R)|      SLOW  |         9.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        16.671(R)|      SLOW  |         9.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        14.249(R)|      SLOW  |         8.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        11.946(R)|      SLOW  |         6.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        13.712(R)|      SLOW  |         7.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        13.959(R)|      SLOW  |         8.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        14.873(R)|      SLOW  |         8.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        19.679(R)|      SLOW  |         8.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        19.679(R)|      SLOW  |         9.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        19.906(R)|      SLOW  |         9.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        19.906(R)|      SLOW  |         9.104(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        19.925(R)|      SLOW  |         8.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        19.618(R)|      SLOW  |         8.867(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        19.710(R)|      SLOW  |         8.968(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        19.249(R)|      SLOW  |         8.680(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        19.364(R)|      SLOW  |         8.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        19.364(R)|      SLOW  |         8.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        17.286(R)|      SLOW  |         8.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        17.286(R)|      SLOW  |         8.551(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        19.080(R)|      SLOW  |         8.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        17.280(R)|      SLOW  |         8.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        18.863(R)|      SLOW  |         7.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        19.147(R)|      SLOW  |         8.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        19.573(R)|      SLOW  |         7.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        19.573(R)|      SLOW  |         7.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        18.849(R)|      SLOW  |         7.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        19.211(R)|      SLOW  |         7.763(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        19.211(R)|      SLOW  |         7.465(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        18.467(R)|      SLOW  |         7.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        19.926(R)|      SLOW  |         7.652(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        19.926(R)|      SLOW  |         7.665(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        19.249(R)|      SLOW  |         8.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        18.837(R)|      SLOW  |         8.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        18.015(R)|      SLOW  |         8.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        18.015(R)|      SLOW  |         8.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        18.013(R)|      SLOW  |         8.590(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        17.717(R)|      SLOW  |         8.575(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        17.717(R)|      SLOW  |         8.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        19.080(R)|      SLOW  |         7.947(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        14.235(R)|      SLOW  |         8.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        17.661(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        17.235(R)|      SLOW  |        10.223(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        20.148(R)|      SLOW  |        10.914(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        20.704(R)|      SLOW  |        10.512(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        20.284(R)|      SLOW  |        10.564(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        21.437(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        20.689(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        19.710(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        21.942(R)|      SLOW  |        11.151(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        22.207(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        19.070(R)|      SLOW  |         9.270(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        21.356(R)|      SLOW  |        10.512(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        19.289(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        20.444(R)|      SLOW  |        10.386(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        19.652(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        19.419(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        20.580(R)|      SLOW  |        10.238(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        19.910(R)|      SLOW  |         9.704(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<16> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.843(R)|      SLOW  |        12.643(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.707(R)|      SLOW  |        13.018(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.814(R)|      SLOW  |        13.066(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.379(R)|      SLOW  |        12.998(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.057(R)|      SLOW  |        12.788(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.654(R)|      SLOW  |        13.383(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.547(R)|      SLOW  |        13.335(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.711(R)|      SLOW  |        13.450(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.996(R)|      SLOW  |        13.632(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.254(R)|      SLOW  |        12.005(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.031(R)|      SLOW  |        11.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.053(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.250(R)|      SLOW  |        11.325(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.297(R)|      SLOW  |        11.353(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.213(R)|      SLOW  |        11.320(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.379(R)|      SLOW  |        11.440(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.390(R)|      SLOW  |        11.379(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.255(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.347(R)|      SLOW  |        11.388(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.513(R)|      SLOW  |        11.508(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.880(R)|      SLOW  |        11.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.002(R)|      SLOW  |        11.803(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.870(R)|      SLOW  |        11.731(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.724(R)|      SLOW  |        11.628(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.689(R)|      SLOW  |        11.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.705(R)|      SLOW  |        11.602(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.513(R)|      SLOW  |        11.479(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.747(R)|      SLOW  |        11.641(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.286(R)|      SLOW  |        11.330(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.848(R)|      SLOW  |        11.107(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.028(R)|      SLOW  |         9.976(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.499(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.346(R)|      SLOW  |        11.020(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.766(R)|      SLOW  |        10.804(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.200(R)|      SLOW  |         9.832(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.151(R)|      SLOW  |        11.108(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.604(R)|      SLOW  |        11.214(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.421(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.063(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.677(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.817(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.188(R)|      SLOW  |        10.973(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.539(R)|      SLOW  |        11.295(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.972(R)|      SLOW  |        12.287(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.897(R)|      SLOW  |        10.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.644(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.991(R)|      SLOW  |        10.301(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.753(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.371(R)|      SLOW  |        10.791(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.281(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.556(R)|      SLOW  |         8.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.678(R)|      SLOW  |         8.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.495(R)|      SLOW  |         8.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.460(R)|      SLOW  |         8.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.595(R)|      SLOW  |        10.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.132(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.350(R)|      SLOW  |        10.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.183(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.920(R)|      SLOW  |        10.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.518(R)|      SLOW  |        10.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.581(R)|      SLOW  |        10.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.314(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.823(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.441(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.486(R)|      SLOW  |        11.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.426(R)|      SLOW  |         9.681(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.812(R)|      SLOW  |         9.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.470(R)|      SLOW  |         8.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.502(R)|      SLOW  |         9.562(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.531(R)|      SLOW  |         8.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.981(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.136(R)|      SLOW  |         8.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.413(R)|      SLOW  |         8.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.775(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.484(R)|      SLOW  |         9.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.381(R)|      SLOW  |         9.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.350(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.775(R)|      SLOW  |         8.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.181(R)|      SLOW  |         9.834(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.652(R)|      SLOW  |         9.977(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.890(R)|      SLOW  |         9.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.833(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.833(R)|      SLOW  |         9.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.221(R)|      SLOW  |         9.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.221(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.985(R)|      SLOW  |         9.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.724(R)|      SLOW  |        10.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.724(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.576(R)|      SLOW  |         9.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.576(R)|      SLOW  |         9.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.813(R)|      SLOW  |         9.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.813(R)|      SLOW  |         9.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.136(R)|      SLOW  |         8.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.413(R)|      SLOW  |         8.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.895(R)|      SLOW  |         9.988(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.895(R)|      SLOW  |        10.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.890(R)|      SLOW  |         9.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.869(R)|      SLOW  |         9.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.871(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.354(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.571(R)|      SLOW  |         9.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.571(R)|      SLOW  |         9.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.855(R)|      SLOW  |        10.000(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.376(R)|      SLOW  |        10.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.985(R)|      SLOW  |         9.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.307(R)|      SLOW  |        10.087(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.772(R)|      SLOW  |         8.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.594(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.439(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.694(R)|      SLOW  |        10.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.538(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.963(R)|      SLOW  |         9.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.351(R)|      SLOW  |        10.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.338(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.666(R)|      SLOW  |        10.388(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.808(R)|      SLOW  |        10.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.775(R)|      SLOW  |        10.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.557(R)|      SLOW  |        10.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.492(R)|      SLOW  |        10.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.637(R)|      SLOW  |        10.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.215(R)|      SLOW  |         9.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.912(R)|      SLOW  |         8.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.678(R)|      SLOW  |         9.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.925(R)|      SLOW  |         9.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.839(R)|      SLOW  |         9.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.645(R)|      SLOW  |        10.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.645(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.872(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.872(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.891(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.584(R)|      SLOW  |        10.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.676(R)|      SLOW  |        10.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.215(R)|      SLOW  |         9.831(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.330(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.330(R)|      SLOW  |         9.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.252(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.252(R)|      SLOW  |         9.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.046(R)|      SLOW  |         9.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.246(R)|      SLOW  |         9.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.829(R)|      SLOW  |         9.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.113(R)|      SLOW  |         9.295(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.539(R)|      SLOW  |         8.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.539(R)|      SLOW  |         8.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.815(R)|      SLOW  |         8.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.177(R)|      SLOW  |         8.914(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.177(R)|      SLOW  |         8.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.433(R)|      SLOW  |         8.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.892(R)|      SLOW  |         8.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.892(R)|      SLOW  |         8.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.215(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.803(R)|      SLOW  |         9.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.981(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.981(R)|      SLOW  |         9.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.979(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.683(R)|      SLOW  |         9.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.683(R)|      SLOW  |         9.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.046(R)|      SLOW  |         9.098(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.201(R)|      SLOW  |         9.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.627(R)|      SLOW  |        11.629(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.201(R)|      SLOW  |        11.374(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.114(R)|      SLOW  |        12.065(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.670(R)|      SLOW  |        11.663(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.250(R)|      SLOW  |        11.715(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.403(R)|      SLOW  |        12.263(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.655(R)|      SLOW  |        11.510(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.676(R)|      SLOW  |        11.368(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.908(R)|      SLOW  |        12.302(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.173(R)|      SLOW  |        11.911(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.036(R)|      SLOW  |        10.421(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.322(R)|      SLOW  |        11.663(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.255(R)|      SLOW  |        10.876(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.410(R)|      SLOW  |        11.537(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.618(R)|      SLOW  |        11.012(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.385(R)|      SLOW  |        10.985(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.546(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.876(R)|      SLOW  |        10.855(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<17> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.022(R)|      SLOW  |        12.702(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.886(R)|      SLOW  |        13.077(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.993(R)|      SLOW  |        13.125(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.558(R)|      SLOW  |        13.057(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.236(R)|      SLOW  |        12.847(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.833(R)|      SLOW  |        13.442(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.726(R)|      SLOW  |        13.394(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.890(R)|      SLOW  |        13.509(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.175(R)|      SLOW  |        13.691(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.433(R)|      SLOW  |        12.064(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.210(R)|      SLOW  |        11.235(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.232(R)|      SLOW  |        11.270(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.429(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.476(R)|      SLOW  |        11.412(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.392(R)|      SLOW  |        11.379(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.558(R)|      SLOW  |        11.499(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.569(R)|      SLOW  |        11.438(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.434(R)|      SLOW  |        11.364(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.526(R)|      SLOW  |        11.447(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.692(R)|      SLOW  |        11.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.059(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.181(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.049(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.903(R)|      SLOW  |        11.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.868(R)|      SLOW  |        11.626(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.884(R)|      SLOW  |        11.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.692(R)|      SLOW  |        11.538(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.926(R)|      SLOW  |        11.700(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.465(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.027(R)|      SLOW  |        11.166(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.207(R)|      SLOW  |        10.035(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.678(R)|      SLOW  |        10.915(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.525(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.945(R)|      SLOW  |        10.863(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.379(R)|      SLOW  |         9.891(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.330(R)|      SLOW  |        11.167(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.783(R)|      SLOW  |        11.273(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.600(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.242(R)|      SLOW  |        10.381(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.856(R)|      SLOW  |        10.339(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.996(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.367(R)|      SLOW  |        11.032(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.718(R)|      SLOW  |        11.354(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.151(R)|      SLOW  |        12.346(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.076(R)|      SLOW  |        10.927(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.823(R)|      SLOW  |        10.824(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.170(R)|      SLOW  |        10.360(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.932(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.550(R)|      SLOW  |        10.850(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.460(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.735(R)|      SLOW  |         8.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.857(R)|      SLOW  |         8.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.674(R)|      SLOW  |         8.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.639(R)|      SLOW  |         8.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.774(R)|      SLOW  |        10.537(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.311(R)|      SLOW  |        10.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.529(R)|      SLOW  |        10.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.362(R)|      SLOW  |        10.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.099(R)|      SLOW  |        10.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.697(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.760(R)|      SLOW  |        11.045(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.493(R)|      SLOW  |        10.847(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.002(R)|      SLOW  |        11.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.620(R)|      SLOW  |        10.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.665(R)|      SLOW  |        11.597(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.605(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.991(R)|      SLOW  |         9.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.649(R)|      SLOW  |         8.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.681(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.710(R)|      SLOW  |         8.461(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.160(R)|      SLOW  |        10.003(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.315(R)|      SLOW  |         9.020(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.592(R)|      SLOW  |         8.915(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.954(R)|      SLOW  |         8.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.663(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.560(R)|      SLOW  |         9.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.529(R)|      SLOW  |        10.455(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.954(R)|      SLOW  |         8.921(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.360(R)|      SLOW  |         9.893(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.831(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.069(R)|      SLOW  |         9.847(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.012(R)|      SLOW  |         9.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.012(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.400(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.400(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.164(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.903(R)|      SLOW  |        10.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.903(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.755(R)|      SLOW  |         9.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.755(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.992(R)|      SLOW  |         9.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.992(R)|      SLOW  |         9.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.315(R)|      SLOW  |         8.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.592(R)|      SLOW  |         9.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.074(R)|      SLOW  |        10.047(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.074(R)|      SLOW  |        10.131(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.069(R)|      SLOW  |         9.685(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.048(R)|      SLOW  |         9.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.050(R)|      SLOW  |         9.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.533(R)|      SLOW  |         9.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.750(R)|      SLOW  |         9.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.750(R)|      SLOW  |         9.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.034(R)|      SLOW  |        10.059(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.555(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.164(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.486(R)|      SLOW  |        10.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.951(R)|      SLOW  |         8.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.773(R)|      SLOW  |        10.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.618(R)|      SLOW  |         9.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.873(R)|      SLOW  |        10.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.717(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.142(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.530(R)|      SLOW  |        10.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.517(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.845(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.987(R)|      SLOW  |        10.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.954(R)|      SLOW  |        10.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.736(R)|      SLOW  |        11.005(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.671(R)|      SLOW  |        10.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.816(R)|      SLOW  |        11.023(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.394(R)|      SLOW  |         9.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.091(R)|      SLOW  |         8.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.857(R)|      SLOW  |         9.198(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.104(R)|      SLOW  |         9.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.018(R)|      SLOW  |         9.889(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.824(R)|      SLOW  |        10.192(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.824(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.051(R)|      SLOW  |        10.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.051(R)|      SLOW  |        10.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.070(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.763(R)|      SLOW  |        10.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.855(R)|      SLOW  |        10.178(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.394(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.509(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.509(R)|      SLOW  |         9.481(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.431(R)|      SLOW  |         9.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.431(R)|      SLOW  |         9.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.225(R)|      SLOW  |         9.244(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.425(R)|      SLOW  |         9.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.008(R)|      SLOW  |         9.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.292(R)|      SLOW  |         9.354(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.718(R)|      SLOW  |         8.676(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.718(R)|      SLOW  |         8.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.994(R)|      SLOW  |         8.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.356(R)|      SLOW  |         8.973(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.356(R)|      SLOW  |         8.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.612(R)|      SLOW  |         8.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.071(R)|      SLOW  |         8.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.071(R)|      SLOW  |         8.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.394(R)|      SLOW  |        10.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.982(R)|      SLOW  |         9.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.160(R)|      SLOW  |         9.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.160(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.158(R)|      SLOW  |         9.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.862(R)|      SLOW  |         9.785(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.862(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.225(R)|      SLOW  |         9.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.380(R)|      SLOW  |         9.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.806(R)|      SLOW  |        11.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.380(R)|      SLOW  |        11.433(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.293(R)|      SLOW  |        12.124(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.849(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.429(R)|      SLOW  |        11.774(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.582(R)|      SLOW  |        12.322(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.834(R)|      SLOW  |        11.569(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.855(R)|      SLOW  |        11.427(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.087(R)|      SLOW  |        12.361(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.352(R)|      SLOW  |        11.970(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.215(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.501(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.434(R)|      SLOW  |        10.935(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.589(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.797(R)|      SLOW  |        11.071(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.564(R)|      SLOW  |        11.044(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.725(R)|      SLOW  |        11.448(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.055(R)|      SLOW  |        10.914(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<18> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        24.059(R)|      SLOW  |        13.980(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.923(R)|      SLOW  |        14.355(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        25.030(R)|      SLOW  |        14.403(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.595(R)|      SLOW  |        14.335(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        24.273(R)|      SLOW  |        14.125(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.870(R)|      SLOW  |        14.720(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.763(R)|      SLOW  |        14.672(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        24.927(R)|      SLOW  |        14.787(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        25.212(R)|      SLOW  |        14.969(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        22.470(R)|      SLOW  |        13.342(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        21.247(R)|      SLOW  |        12.513(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        21.269(R)|      SLOW  |        12.548(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        21.466(R)|      SLOW  |        12.662(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.513(R)|      SLOW  |        12.690(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        21.429(R)|      SLOW  |        12.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.595(R)|      SLOW  |        12.777(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.606(R)|      SLOW  |        12.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        21.471(R)|      SLOW  |        12.642(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.563(R)|      SLOW  |        12.725(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.729(R)|      SLOW  |        12.845(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        22.096(R)|      SLOW  |        13.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        22.218(R)|      SLOW  |        13.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        22.086(R)|      SLOW  |        13.068(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.940(R)|      SLOW  |        12.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.905(R)|      SLOW  |        12.904(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.921(R)|      SLOW  |        12.939(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.729(R)|      SLOW  |        12.816(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.963(R)|      SLOW  |        12.978(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.502(R)|      SLOW  |        12.667(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        21.064(R)|      SLOW  |        12.444(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        19.244(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.715(R)|      SLOW  |        12.193(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.562(R)|      SLOW  |        12.357(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.982(R)|      SLOW  |        12.141(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        19.416(R)|      SLOW  |        11.169(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        21.367(R)|      SLOW  |        12.445(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.820(R)|      SLOW  |        12.551(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.637(R)|      SLOW  |        11.735(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        20.279(R)|      SLOW  |        11.659(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.893(R)|      SLOW  |        11.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        20.033(R)|      SLOW  |        11.418(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        21.404(R)|      SLOW  |        12.310(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.755(R)|      SLOW  |        12.632(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        23.188(R)|      SLOW  |        13.624(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        21.113(R)|      SLOW  |        12.205(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.860(R)|      SLOW  |        12.102(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        20.207(R)|      SLOW  |        11.638(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.969(R)|      SLOW  |        11.420(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        20.587(R)|      SLOW  |        12.128(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.497(R)|      SLOW  |        11.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.772(R)|      SLOW  |         9.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.894(R)|      SLOW  |         9.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.711(R)|      SLOW  |         9.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.676(R)|      SLOW  |         9.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.811(R)|      SLOW  |        11.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        20.348(R)|      SLOW  |        12.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        20.566(R)|      SLOW  |        12.218(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        20.399(R)|      SLOW  |        12.089(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        20.136(R)|      SLOW  |        11.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        20.734(R)|      SLOW  |        12.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        20.797(R)|      SLOW  |        12.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        20.530(R)|      SLOW  |        12.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        21.039(R)|      SLOW  |        12.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        19.657(R)|      SLOW  |        11.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        21.702(R)|      SLOW  |        12.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        18.642(R)|      SLOW  |        11.018(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        18.028(R)|      SLOW  |        10.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.686(R)|      SLOW  |         9.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.718(R)|      SLOW  |        10.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.747(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        21.197(R)|      SLOW  |        11.281(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        24.352(R)|      SLOW  |        10.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.629(R)|      SLOW  |        10.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.991(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.700(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.597(R)|      SLOW  |        11.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.566(R)|      SLOW  |        11.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.991(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        22.397(R)|      SLOW  |        11.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.868(R)|      SLOW  |        11.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        22.106(R)|      SLOW  |        11.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        21.049(R)|      SLOW  |        11.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        21.049(R)|      SLOW  |        10.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        23.437(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        23.437(R)|      SLOW  |        11.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        23.201(R)|      SLOW  |        11.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.940(R)|      SLOW  |        11.362(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.940(R)|      SLOW  |        11.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.792(R)|      SLOW  |        10.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.792(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        23.029(R)|      SLOW  |        10.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        23.029(R)|      SLOW  |        10.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        24.352(R)|      SLOW  |        10.206(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.629(R)|      SLOW  |        10.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        23.111(R)|      SLOW  |        11.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        23.111(R)|      SLOW  |        11.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        22.106(R)|      SLOW  |        10.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        22.085(R)|      SLOW  |        10.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        22.087(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.570(R)|      SLOW  |        11.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.787(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.787(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        19.071(R)|      SLOW  |        11.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.592(R)|      SLOW  |        12.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        18.201(R)|      SLOW  |        10.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.523(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.988(R)|      SLOW  |         9.349(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.810(R)|      SLOW  |        11.615(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.655(R)|      SLOW  |        10.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.910(R)|      SLOW  |        11.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.754(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        19.179(R)|      SLOW  |        11.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        20.567(R)|      SLOW  |        12.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        19.554(R)|      SLOW  |        11.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.882(R)|      SLOW  |        11.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        20.024(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.991(R)|      SLOW  |        11.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        20.773(R)|      SLOW  |        12.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.708(R)|      SLOW  |        12.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.853(R)|      SLOW  |        12.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        18.431(R)|      SLOW  |        10.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        16.128(R)|      SLOW  |         9.431(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.894(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        18.141(R)|      SLOW  |        10.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        19.055(R)|      SLOW  |        11.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        23.861(R)|      SLOW  |        11.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        23.861(R)|      SLOW  |        11.533(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        24.088(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        24.088(R)|      SLOW  |        11.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        24.107(R)|      SLOW  |        11.347(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        23.800(R)|      SLOW  |        11.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        23.892(R)|      SLOW  |        11.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        23.431(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.546(R)|      SLOW  |        10.978(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.546(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        21.468(R)|      SLOW  |        11.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        21.468(R)|      SLOW  |        11.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        23.262(R)|      SLOW  |        10.522(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        21.462(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        23.045(R)|      SLOW  |        10.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        23.329(R)|      SLOW  |        10.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.755(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.755(R)|      SLOW  |        10.012(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        23.031(R)|      SLOW  |        10.218(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        23.393(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        23.393(R)|      SLOW  |         9.953(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.649(R)|      SLOW  |        10.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        24.108(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        24.108(R)|      SLOW  |        10.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        23.431(R)|      SLOW  |        11.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        23.019(R)|      SLOW  |        11.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        22.197(R)|      SLOW  |        11.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        22.197(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        22.195(R)|      SLOW  |        11.078(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.899(R)|      SLOW  |        11.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.899(R)|      SLOW  |        11.139(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        23.262(R)|      SLOW  |        10.435(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        18.417(R)|      SLOW  |        10.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.843(R)|      SLOW  |        12.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        21.417(R)|      SLOW  |        12.711(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        24.330(R)|      SLOW  |        13.402(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.886(R)|      SLOW  |        13.000(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        24.466(R)|      SLOW  |        13.052(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.619(R)|      SLOW  |        13.600(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.871(R)|      SLOW  |        12.847(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.892(R)|      SLOW  |        12.705(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        26.124(R)|      SLOW  |        13.639(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        26.389(R)|      SLOW  |        13.248(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        23.252(R)|      SLOW  |        11.758(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.538(R)|      SLOW  |        13.000(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        23.471(R)|      SLOW  |        12.213(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.626(R)|      SLOW  |        12.874(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.834(R)|      SLOW  |        12.349(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.601(R)|      SLOW  |        12.322(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.762(R)|      SLOW  |        12.726(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        24.092(R)|      SLOW  |        12.192(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<19> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.573(R)|      SLOW  |        13.668(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.437(R)|      SLOW  |        14.043(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.544(R)|      SLOW  |        14.091(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        24.109(R)|      SLOW  |        14.023(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        23.787(R)|      SLOW  |        13.813(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.384(R)|      SLOW  |        14.408(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.277(R)|      SLOW  |        14.360(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        24.441(R)|      SLOW  |        14.475(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        24.726(R)|      SLOW  |        14.657(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.984(R)|      SLOW  |        13.030(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.761(R)|      SLOW  |        12.201(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.783(R)|      SLOW  |        12.236(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.980(R)|      SLOW  |        12.350(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        21.027(R)|      SLOW  |        12.378(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.943(R)|      SLOW  |        12.345(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        21.109(R)|      SLOW  |        12.465(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        21.120(R)|      SLOW  |        12.404(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.985(R)|      SLOW  |        12.330(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        21.077(R)|      SLOW  |        12.413(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.243(R)|      SLOW  |        12.533(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.610(R)|      SLOW  |        12.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.732(R)|      SLOW  |        12.828(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.600(R)|      SLOW  |        12.756(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.454(R)|      SLOW  |        12.653(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.419(R)|      SLOW  |        12.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.435(R)|      SLOW  |        12.627(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.243(R)|      SLOW  |        12.504(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.477(R)|      SLOW  |        12.666(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        21.016(R)|      SLOW  |        12.355(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.578(R)|      SLOW  |        12.132(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.758(R)|      SLOW  |        11.001(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.229(R)|      SLOW  |        11.881(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        21.076(R)|      SLOW  |        12.045(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.496(R)|      SLOW  |        11.829(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.930(R)|      SLOW  |        10.857(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.881(R)|      SLOW  |        12.133(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.334(R)|      SLOW  |        12.239(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        20.151(R)|      SLOW  |        11.423(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.793(R)|      SLOW  |        11.347(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.407(R)|      SLOW  |        11.305(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.547(R)|      SLOW  |        11.106(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.918(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.269(R)|      SLOW  |        12.320(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.702(R)|      SLOW  |        13.312(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.627(R)|      SLOW  |        11.893(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.374(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.721(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.483(R)|      SLOW  |        11.108(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        20.101(R)|      SLOW  |        11.816(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        19.011(R)|      SLOW  |        11.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.286(R)|      SLOW  |         9.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.408(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.225(R)|      SLOW  |         9.440(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.190(R)|      SLOW  |         9.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.325(R)|      SLOW  |        11.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.862(R)|      SLOW  |        11.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        20.080(R)|      SLOW  |        11.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.913(R)|      SLOW  |        11.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        19.650(R)|      SLOW  |        11.516(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        20.248(R)|      SLOW  |        11.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        20.311(R)|      SLOW  |        12.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        20.044(R)|      SLOW  |        11.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.553(R)|      SLOW  |        12.124(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        19.171(R)|      SLOW  |        11.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        21.216(R)|      SLOW  |        12.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        18.156(R)|      SLOW  |        10.706(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.542(R)|      SLOW  |        10.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.200(R)|      SLOW  |         9.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.232(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.261(R)|      SLOW  |         9.427(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.711(R)|      SLOW  |        10.969(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.866(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        23.143(R)|      SLOW  |         9.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.505(R)|      SLOW  |         9.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.214(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        21.111(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        20.080(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.505(R)|      SLOW  |         9.887(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.911(R)|      SLOW  |        10.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.382(R)|      SLOW  |        11.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.620(R)|      SLOW  |        10.813(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.563(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.563(R)|      SLOW  |        10.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.951(R)|      SLOW  |        10.957(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.951(R)|      SLOW  |        11.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.715(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.454(R)|      SLOW  |        11.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.454(R)|      SLOW  |        11.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.306(R)|      SLOW  |        10.524(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.306(R)|      SLOW  |        10.497(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.543(R)|      SLOW  |        10.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.543(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.866(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        23.143(R)|      SLOW  |         9.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.625(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.625(R)|      SLOW  |        11.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.620(R)|      SLOW  |        10.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.599(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.601(R)|      SLOW  |        10.882(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        21.084(R)|      SLOW  |        10.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.301(R)|      SLOW  |        10.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.301(R)|      SLOW  |        10.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        18.585(R)|      SLOW  |        11.025(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        20.106(R)|      SLOW  |        11.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.715(R)|      SLOW  |        10.411(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        19.037(R)|      SLOW  |        11.112(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.502(R)|      SLOW  |         9.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.324(R)|      SLOW  |        11.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        18.169(R)|      SLOW  |        10.606(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.424(R)|      SLOW  |        11.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.268(R)|      SLOW  |        11.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.693(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        20.081(R)|      SLOW  |        11.875(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        19.068(R)|      SLOW  |        11.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.396(R)|      SLOW  |        11.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.538(R)|      SLOW  |        11.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.505(R)|      SLOW  |        11.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        20.287(R)|      SLOW  |        11.971(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.222(R)|      SLOW  |        11.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.367(R)|      SLOW  |        11.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.945(R)|      SLOW  |        10.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.642(R)|      SLOW  |         9.119(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.408(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.655(R)|      SLOW  |        10.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.569(R)|      SLOW  |        10.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        23.375(R)|      SLOW  |        11.158(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        23.375(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        23.602(R)|      SLOW  |        11.358(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        23.602(R)|      SLOW  |        11.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        23.621(R)|      SLOW  |        11.035(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        23.314(R)|      SLOW  |        11.043(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        23.406(R)|      SLOW  |        11.144(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.945(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        23.060(R)|      SLOW  |        10.666(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        23.060(R)|      SLOW  |        10.447(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.982(R)|      SLOW  |        10.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.982(R)|      SLOW  |        10.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.776(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.976(R)|      SLOW  |        10.636(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.559(R)|      SLOW  |        10.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.843(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.269(R)|      SLOW  |         9.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.269(R)|      SLOW  |         9.700(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.545(R)|      SLOW  |         9.906(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.907(R)|      SLOW  |         9.939(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.907(R)|      SLOW  |         9.641(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        22.163(R)|      SLOW  |         9.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.622(R)|      SLOW  |         9.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.622(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.945(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        22.533(R)|      SLOW  |        10.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.711(R)|      SLOW  |        10.770(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.711(R)|      SLOW  |        10.752(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.709(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.413(R)|      SLOW  |        10.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.413(R)|      SLOW  |        10.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.776(R)|      SLOW  |        10.123(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.931(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.357(R)|      SLOW  |        12.654(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.931(R)|      SLOW  |        12.399(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.844(R)|      SLOW  |        13.090(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.400(R)|      SLOW  |        12.688(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.980(R)|      SLOW  |        12.740(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        25.133(R)|      SLOW  |        13.288(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.385(R)|      SLOW  |        12.535(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.406(R)|      SLOW  |        12.393(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.638(R)|      SLOW  |        13.327(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.903(R)|      SLOW  |        12.936(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.766(R)|      SLOW  |        11.446(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        25.052(R)|      SLOW  |        12.688(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.985(R)|      SLOW  |        11.901(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        24.140(R)|      SLOW  |        12.562(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.348(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        23.115(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.276(R)|      SLOW  |        12.414(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.606(R)|      SLOW  |        11.880(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<20> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.223(R)|      SLOW  |        13.421(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.087(R)|      SLOW  |        13.796(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.194(R)|      SLOW  |        13.844(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.759(R)|      SLOW  |        13.776(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        23.437(R)|      SLOW  |        13.566(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.034(R)|      SLOW  |        14.161(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.927(R)|      SLOW  |        14.113(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        24.091(R)|      SLOW  |        14.228(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        24.376(R)|      SLOW  |        14.410(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.634(R)|      SLOW  |        12.783(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.411(R)|      SLOW  |        11.954(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.433(R)|      SLOW  |        11.989(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.630(R)|      SLOW  |        12.103(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.677(R)|      SLOW  |        12.131(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.593(R)|      SLOW  |        12.098(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.759(R)|      SLOW  |        12.218(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.770(R)|      SLOW  |        12.157(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.635(R)|      SLOW  |        12.083(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.727(R)|      SLOW  |        12.166(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.893(R)|      SLOW  |        12.286(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.260(R)|      SLOW  |        12.581(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.382(R)|      SLOW  |        12.581(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.250(R)|      SLOW  |        12.509(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.104(R)|      SLOW  |        12.406(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.069(R)|      SLOW  |        12.345(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.085(R)|      SLOW  |        12.380(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.893(R)|      SLOW  |        12.257(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.127(R)|      SLOW  |        12.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.666(R)|      SLOW  |        12.108(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.228(R)|      SLOW  |        11.885(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.408(R)|      SLOW  |        10.754(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.879(R)|      SLOW  |        11.634(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.726(R)|      SLOW  |        11.798(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.146(R)|      SLOW  |        11.582(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.580(R)|      SLOW  |        10.610(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.531(R)|      SLOW  |        11.886(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.984(R)|      SLOW  |        11.992(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.801(R)|      SLOW  |        11.176(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.443(R)|      SLOW  |        11.100(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.057(R)|      SLOW  |        11.058(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.197(R)|      SLOW  |        10.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.568(R)|      SLOW  |        11.751(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.919(R)|      SLOW  |        12.073(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.352(R)|      SLOW  |        13.065(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.277(R)|      SLOW  |        11.646(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.024(R)|      SLOW  |        11.543(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.371(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.133(R)|      SLOW  |        10.861(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.751(R)|      SLOW  |        11.569(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.661(R)|      SLOW  |        10.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.936(R)|      SLOW  |         9.241(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.058(R)|      SLOW  |         9.296(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.875(R)|      SLOW  |         9.193(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.840(R)|      SLOW  |         9.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.975(R)|      SLOW  |        11.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.512(R)|      SLOW  |        11.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.730(R)|      SLOW  |        11.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.563(R)|      SLOW  |        11.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        19.300(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.898(R)|      SLOW  |        11.727(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.961(R)|      SLOW  |        11.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.694(R)|      SLOW  |        11.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.203(R)|      SLOW  |        11.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.821(R)|      SLOW  |        11.077(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.866(R)|      SLOW  |        12.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.806(R)|      SLOW  |        10.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.192(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.850(R)|      SLOW  |         9.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.882(R)|      SLOW  |        10.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.911(R)|      SLOW  |         9.180(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.361(R)|      SLOW  |        10.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.516(R)|      SLOW  |         9.739(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.793(R)|      SLOW  |         9.634(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.155(R)|      SLOW  |         9.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.864(R)|      SLOW  |         9.929(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.761(R)|      SLOW  |        10.512(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.730(R)|      SLOW  |        11.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.155(R)|      SLOW  |         9.640(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.561(R)|      SLOW  |        10.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.032(R)|      SLOW  |        10.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.270(R)|      SLOW  |        10.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.213(R)|      SLOW  |        10.449(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.213(R)|      SLOW  |        10.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.601(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.601(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.365(R)|      SLOW  |        10.613(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.104(R)|      SLOW  |        10.803(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.104(R)|      SLOW  |        10.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.956(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.956(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.193(R)|      SLOW  |         9.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.193(R)|      SLOW  |         9.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.516(R)|      SLOW  |         9.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.793(R)|      SLOW  |         9.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.275(R)|      SLOW  |        10.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.275(R)|      SLOW  |        10.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.270(R)|      SLOW  |        10.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.249(R)|      SLOW  |        10.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.251(R)|      SLOW  |        10.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.734(R)|      SLOW  |        10.558(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.951(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.951(R)|      SLOW  |        10.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        18.235(R)|      SLOW  |        10.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.756(R)|      SLOW  |        11.560(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.365(R)|      SLOW  |        10.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.687(R)|      SLOW  |        10.865(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.152(R)|      SLOW  |         8.790(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.974(R)|      SLOW  |        11.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.819(R)|      SLOW  |        10.359(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.074(R)|      SLOW  |        11.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.918(R)|      SLOW  |        11.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.343(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.731(R)|      SLOW  |        11.628(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.718(R)|      SLOW  |        10.943(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.046(R)|      SLOW  |        11.166(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.188(R)|      SLOW  |        11.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.155(R)|      SLOW  |        11.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.937(R)|      SLOW  |        11.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.872(R)|      SLOW  |        11.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.017(R)|      SLOW  |        11.742(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.595(R)|      SLOW  |        10.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.292(R)|      SLOW  |         8.872(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.058(R)|      SLOW  |         9.917(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.305(R)|      SLOW  |        10.075(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.219(R)|      SLOW  |        10.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        23.025(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        23.025(R)|      SLOW  |        10.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        23.252(R)|      SLOW  |        11.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        23.252(R)|      SLOW  |        11.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        23.271(R)|      SLOW  |        10.788(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.964(R)|      SLOW  |        10.796(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        23.056(R)|      SLOW  |        10.897(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.595(R)|      SLOW  |        10.609(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.710(R)|      SLOW  |        10.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.710(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.632(R)|      SLOW  |        10.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.632(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.426(R)|      SLOW  |         9.963(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.626(R)|      SLOW  |        10.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.209(R)|      SLOW  |         9.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.493(R)|      SLOW  |        10.073(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.919(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.919(R)|      SLOW  |         9.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.195(R)|      SLOW  |         9.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.557(R)|      SLOW  |         9.692(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.557(R)|      SLOW  |         9.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.813(R)|      SLOW  |         9.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.272(R)|      SLOW  |         9.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.272(R)|      SLOW  |         9.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.595(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        22.183(R)|      SLOW  |        10.555(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.361(R)|      SLOW  |        10.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.361(R)|      SLOW  |        10.505(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.359(R)|      SLOW  |        10.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.063(R)|      SLOW  |        10.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.063(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.426(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.581(R)|      SLOW  |        10.257(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.007(R)|      SLOW  |        12.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.581(R)|      SLOW  |        12.152(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.494(R)|      SLOW  |        12.843(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.050(R)|      SLOW  |        12.441(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.630(R)|      SLOW  |        12.493(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.783(R)|      SLOW  |        13.041(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.035(R)|      SLOW  |        12.288(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.056(R)|      SLOW  |        12.146(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.288(R)|      SLOW  |        13.080(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.553(R)|      SLOW  |        12.689(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.416(R)|      SLOW  |        11.199(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.702(R)|      SLOW  |        12.441(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.635(R)|      SLOW  |        11.654(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.790(R)|      SLOW  |        12.315(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.998(R)|      SLOW  |        11.790(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.765(R)|      SLOW  |        11.763(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.926(R)|      SLOW  |        12.167(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.256(R)|      SLOW  |        11.633(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<21> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.590(R)|      SLOW  |        12.432(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.454(R)|      SLOW  |        12.807(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.561(R)|      SLOW  |        12.855(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.126(R)|      SLOW  |        12.787(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.804(R)|      SLOW  |        12.577(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.401(R)|      SLOW  |        13.172(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.294(R)|      SLOW  |        13.124(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.458(R)|      SLOW  |        13.239(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.743(R)|      SLOW  |        13.421(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.001(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.778(R)|      SLOW  |        10.965(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.800(R)|      SLOW  |        11.000(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.997(R)|      SLOW  |        11.114(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.044(R)|      SLOW  |        11.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.960(R)|      SLOW  |        11.109(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.126(R)|      SLOW  |        11.229(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.137(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.002(R)|      SLOW  |        11.094(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.094(R)|      SLOW  |        11.177(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.260(R)|      SLOW  |        11.297(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.627(R)|      SLOW  |        11.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.749(R)|      SLOW  |        11.592(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.617(R)|      SLOW  |        11.520(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.471(R)|      SLOW  |        11.417(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.436(R)|      SLOW  |        11.356(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.452(R)|      SLOW  |        11.391(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.260(R)|      SLOW  |        11.268(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.494(R)|      SLOW  |        11.430(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.033(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.595(R)|      SLOW  |        10.896(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.775(R)|      SLOW  |         9.765(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.246(R)|      SLOW  |        10.645(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.093(R)|      SLOW  |        10.809(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.513(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.947(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.898(R)|      SLOW  |        10.897(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.351(R)|      SLOW  |        11.003(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.168(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.810(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.424(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.564(R)|      SLOW  |         9.870(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.935(R)|      SLOW  |        10.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.286(R)|      SLOW  |        11.084(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.719(R)|      SLOW  |        12.076(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.644(R)|      SLOW  |        10.657(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.391(R)|      SLOW  |        10.554(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.738(R)|      SLOW  |        10.090(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.500(R)|      SLOW  |         9.872(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.118(R)|      SLOW  |        10.580(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.028(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.303(R)|      SLOW  |         8.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.425(R)|      SLOW  |         8.307(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.242(R)|      SLOW  |         8.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.207(R)|      SLOW  |         8.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.342(R)|      SLOW  |        10.267(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.879(R)|      SLOW  |        10.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.097(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.930(R)|      SLOW  |        10.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.667(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.265(R)|      SLOW  |        10.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.328(R)|      SLOW  |        10.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.061(R)|      SLOW  |        10.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.570(R)|      SLOW  |        10.888(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.188(R)|      SLOW  |        10.088(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.233(R)|      SLOW  |        11.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.173(R)|      SLOW  |         9.470(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.559(R)|      SLOW  |         8.972(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.217(R)|      SLOW  |         8.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.249(R)|      SLOW  |         9.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.278(R)|      SLOW  |         8.191(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.728(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        21.883(R)|      SLOW  |         8.750(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.160(R)|      SLOW  |         8.645(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.522(R)|      SLOW  |         8.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.231(R)|      SLOW  |         8.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.128(R)|      SLOW  |         9.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.097(R)|      SLOW  |        10.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.522(R)|      SLOW  |         8.651(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.928(R)|      SLOW  |         9.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.399(R)|      SLOW  |         9.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.637(R)|      SLOW  |         9.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.580(R)|      SLOW  |         9.460(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.580(R)|      SLOW  |         9.164(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.968(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.968(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.732(R)|      SLOW  |         9.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.471(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.471(R)|      SLOW  |         9.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.323(R)|      SLOW  |         9.288(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.323(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.560(R)|      SLOW  |         8.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.560(R)|      SLOW  |         8.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        21.883(R)|      SLOW  |         8.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.160(R)|      SLOW  |         8.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.642(R)|      SLOW  |         9.777(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.642(R)|      SLOW  |         9.861(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.637(R)|      SLOW  |         9.415(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.616(R)|      SLOW  |         9.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.618(R)|      SLOW  |         9.646(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.101(R)|      SLOW  |         9.569(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.318(R)|      SLOW  |         9.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.318(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.602(R)|      SLOW  |         9.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.123(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.732(R)|      SLOW  |         9.175(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.054(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.519(R)|      SLOW  |         7.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.341(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.186(R)|      SLOW  |         9.370(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.441(R)|      SLOW  |        10.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.285(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.710(R)|      SLOW  |         9.686(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.098(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.085(R)|      SLOW  |         9.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.413(R)|      SLOW  |        10.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.555(R)|      SLOW  |        10.278(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.522(R)|      SLOW  |        10.248(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.304(R)|      SLOW  |        10.735(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.239(R)|      SLOW  |        10.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.384(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.962(R)|      SLOW  |         9.310(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.659(R)|      SLOW  |         7.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.425(R)|      SLOW  |         8.928(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.672(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.586(R)|      SLOW  |         9.619(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.392(R)|      SLOW  |         9.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.392(R)|      SLOW  |         9.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.619(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.619(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.638(R)|      SLOW  |         9.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.331(R)|      SLOW  |         9.807(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.423(R)|      SLOW  |         9.908(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.962(R)|      SLOW  |         9.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.077(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.077(R)|      SLOW  |         9.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.999(R)|      SLOW  |         9.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.999(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.793(R)|      SLOW  |         8.974(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.993(R)|      SLOW  |         9.400(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.576(R)|      SLOW  |         8.846(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.860(R)|      SLOW  |         9.084(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.286(R)|      SLOW  |         8.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.286(R)|      SLOW  |         8.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.562(R)|      SLOW  |         8.670(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.924(R)|      SLOW  |         8.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.924(R)|      SLOW  |         8.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.180(R)|      SLOW  |         8.659(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.639(R)|      SLOW  |         8.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.639(R)|      SLOW  |         8.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.962(R)|      SLOW  |         9.745(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.550(R)|      SLOW  |         9.566(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.728(R)|      SLOW  |         9.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.728(R)|      SLOW  |         9.516(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.726(R)|      SLOW  |         9.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.430(R)|      SLOW  |         9.515(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.430(R)|      SLOW  |         9.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.793(R)|      SLOW  |         8.887(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.948(R)|      SLOW  |         9.268(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.374(R)|      SLOW  |        11.418(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.948(R)|      SLOW  |        11.163(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        21.861(R)|      SLOW  |        11.854(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.417(R)|      SLOW  |        11.452(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        21.997(R)|      SLOW  |        11.504(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.150(R)|      SLOW  |        12.052(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.402(R)|      SLOW  |        11.299(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.423(R)|      SLOW  |        11.157(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.655(R)|      SLOW  |        12.091(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.920(R)|      SLOW  |        11.700(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.783(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.069(R)|      SLOW  |        11.452(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.002(R)|      SLOW  |        10.665(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.157(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.365(R)|      SLOW  |        10.801(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.132(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.293(R)|      SLOW  |        11.178(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.623(R)|      SLOW  |        10.644(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<22> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.434(R)|      SLOW  |        12.354(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.298(R)|      SLOW  |        12.729(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.405(R)|      SLOW  |        12.777(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        21.970(R)|      SLOW  |        12.709(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.648(R)|      SLOW  |        12.499(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.245(R)|      SLOW  |        13.094(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.138(R)|      SLOW  |        13.046(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.302(R)|      SLOW  |        13.161(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.587(R)|      SLOW  |        13.343(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        19.845(R)|      SLOW  |        11.716(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.622(R)|      SLOW  |        10.887(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.644(R)|      SLOW  |        10.922(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.841(R)|      SLOW  |        11.036(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.888(R)|      SLOW  |        11.064(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.804(R)|      SLOW  |        11.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        18.970(R)|      SLOW  |        11.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        18.981(R)|      SLOW  |        11.090(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.846(R)|      SLOW  |        11.016(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.938(R)|      SLOW  |        11.099(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.104(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.471(R)|      SLOW  |        11.514(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.593(R)|      SLOW  |        11.514(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.461(R)|      SLOW  |        11.442(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.315(R)|      SLOW  |        11.339(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.280(R)|      SLOW  |        11.278(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.296(R)|      SLOW  |        11.313(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.104(R)|      SLOW  |        11.190(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.338(R)|      SLOW  |        11.352(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.877(R)|      SLOW  |        11.041(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.439(R)|      SLOW  |        10.818(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.619(R)|      SLOW  |         9.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.090(R)|      SLOW  |        10.567(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.937(R)|      SLOW  |        10.731(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.357(R)|      SLOW  |        10.515(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.791(R)|      SLOW  |         9.543(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.742(R)|      SLOW  |        10.819(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.195(R)|      SLOW  |        10.925(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.012(R)|      SLOW  |        10.109(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.654(R)|      SLOW  |        10.033(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.268(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.408(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.779(R)|      SLOW  |        10.684(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.130(R)|      SLOW  |        11.006(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.563(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.488(R)|      SLOW  |        10.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.235(R)|      SLOW  |        10.476(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.582(R)|      SLOW  |        10.012(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.344(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        17.962(R)|      SLOW  |        10.502(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.872(R)|      SLOW  |         9.863(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.147(R)|      SLOW  |         8.174(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.269(R)|      SLOW  |         8.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.086(R)|      SLOW  |         8.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.051(R)|      SLOW  |         8.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.186(R)|      SLOW  |        10.189(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.723(R)|      SLOW  |        10.407(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.941(R)|      SLOW  |        10.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.774(R)|      SLOW  |        10.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.511(R)|      SLOW  |        10.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.109(R)|      SLOW  |        10.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.172(R)|      SLOW  |        10.697(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.905(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.414(R)|      SLOW  |        10.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.032(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.077(R)|      SLOW  |        11.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.017(R)|      SLOW  |         9.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.403(R)|      SLOW  |         8.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.061(R)|      SLOW  |         8.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.093(R)|      SLOW  |         9.273(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.122(R)|      SLOW  |         8.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.572(R)|      SLOW  |         9.655(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        21.727(R)|      SLOW  |         8.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.004(R)|      SLOW  |         8.567(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.366(R)|      SLOW  |         8.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.075(R)|      SLOW  |         8.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        18.972(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.941(R)|      SLOW  |        10.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.366(R)|      SLOW  |         8.573(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.772(R)|      SLOW  |         9.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.243(R)|      SLOW  |         9.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.481(R)|      SLOW  |         9.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.424(R)|      SLOW  |         9.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.424(R)|      SLOW  |         9.086(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.812(R)|      SLOW  |         9.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.812(R)|      SLOW  |         9.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.576(R)|      SLOW  |         9.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.315(R)|      SLOW  |         9.736(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.315(R)|      SLOW  |         9.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.167(R)|      SLOW  |         9.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.167(R)|      SLOW  |         9.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.404(R)|      SLOW  |         8.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.404(R)|      SLOW  |         8.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        21.727(R)|      SLOW  |         8.580(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.004(R)|      SLOW  |         8.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.486(R)|      SLOW  |         9.699(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.486(R)|      SLOW  |         9.783(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.481(R)|      SLOW  |         9.337(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.460(R)|      SLOW  |         9.253(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.462(R)|      SLOW  |         9.568(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.945(R)|      SLOW  |         9.491(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.162(R)|      SLOW  |         9.582(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.162(R)|      SLOW  |         9.453(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.446(R)|      SLOW  |         9.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        17.967(R)|      SLOW  |        10.493(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.576(R)|      SLOW  |         9.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.898(R)|      SLOW  |         9.798(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.363(R)|      SLOW  |         7.723(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.185(R)|      SLOW  |         9.989(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.030(R)|      SLOW  |         9.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.285(R)|      SLOW  |        10.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.129(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.554(R)|      SLOW  |         9.608(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.942(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.929(R)|      SLOW  |         9.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.257(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.399(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.366(R)|      SLOW  |        10.170(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.148(R)|      SLOW  |        10.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.083(R)|      SLOW  |        10.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.228(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.806(R)|      SLOW  |         9.232(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.503(R)|      SLOW  |         7.805(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.269(R)|      SLOW  |         8.850(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.516(R)|      SLOW  |         9.008(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.430(R)|      SLOW  |         9.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.236(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.236(R)|      SLOW  |         9.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.463(R)|      SLOW  |        10.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.463(R)|      SLOW  |         9.966(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.482(R)|      SLOW  |         9.721(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.175(R)|      SLOW  |         9.729(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.267(R)|      SLOW  |         9.830(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.806(R)|      SLOW  |         9.542(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.921(R)|      SLOW  |         9.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.921(R)|      SLOW  |         9.133(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.843(R)|      SLOW  |         9.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.843(R)|      SLOW  |         9.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.637(R)|      SLOW  |         8.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.837(R)|      SLOW  |         9.322(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.420(R)|      SLOW  |         8.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.704(R)|      SLOW  |         9.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.130(R)|      SLOW  |         8.328(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.130(R)|      SLOW  |         8.386(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.406(R)|      SLOW  |         8.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.768(R)|      SLOW  |         8.625(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.768(R)|      SLOW  |         8.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.024(R)|      SLOW  |         8.581(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.483(R)|      SLOW  |         8.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.483(R)|      SLOW  |         8.527(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.806(R)|      SLOW  |         9.667(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.394(R)|      SLOW  |         9.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.572(R)|      SLOW  |         9.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.572(R)|      SLOW  |         9.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.570(R)|      SLOW  |         9.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.274(R)|      SLOW  |         9.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.274(R)|      SLOW  |         9.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.637(R)|      SLOW  |         8.809(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.792(R)|      SLOW  |         9.190(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.218(R)|      SLOW  |        11.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.792(R)|      SLOW  |        11.085(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        21.705(R)|      SLOW  |        11.776(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.261(R)|      SLOW  |        11.374(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        21.841(R)|      SLOW  |        11.426(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        22.994(R)|      SLOW  |        11.974(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.246(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.267(R)|      SLOW  |        11.079(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.499(R)|      SLOW  |        12.013(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.764(R)|      SLOW  |        11.622(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.627(R)|      SLOW  |        10.132(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.913(R)|      SLOW  |        11.374(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        20.846(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.001(R)|      SLOW  |        11.248(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.209(R)|      SLOW  |        10.723(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        20.976(R)|      SLOW  |        10.696(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.137(R)|      SLOW  |        11.100(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.467(R)|      SLOW  |        10.566(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<23> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.441(R)|      SLOW  |        12.981(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.305(R)|      SLOW  |        13.356(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.412(R)|      SLOW  |        13.404(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.977(R)|      SLOW  |        13.336(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.655(R)|      SLOW  |        13.126(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.252(R)|      SLOW  |        13.721(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.145(R)|      SLOW  |        13.673(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.309(R)|      SLOW  |        13.788(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.594(R)|      SLOW  |        13.970(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.852(R)|      SLOW  |        12.343(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.629(R)|      SLOW  |        11.514(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.651(R)|      SLOW  |        11.549(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.848(R)|      SLOW  |        11.663(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.895(R)|      SLOW  |        11.691(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.811(R)|      SLOW  |        11.658(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.977(R)|      SLOW  |        11.778(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.988(R)|      SLOW  |        11.717(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.853(R)|      SLOW  |        11.643(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.945(R)|      SLOW  |        11.726(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.111(R)|      SLOW  |        11.846(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.478(R)|      SLOW  |        12.141(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.600(R)|      SLOW  |        12.141(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.468(R)|      SLOW  |        12.069(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.322(R)|      SLOW  |        11.966(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.287(R)|      SLOW  |        11.905(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.303(R)|      SLOW  |        11.940(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.111(R)|      SLOW  |        11.817(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.345(R)|      SLOW  |        11.979(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.884(R)|      SLOW  |        11.668(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.446(R)|      SLOW  |        11.445(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.626(R)|      SLOW  |        10.314(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.097(R)|      SLOW  |        11.194(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.944(R)|      SLOW  |        11.358(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.364(R)|      SLOW  |        11.142(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.798(R)|      SLOW  |        10.170(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.749(R)|      SLOW  |        11.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.202(R)|      SLOW  |        11.552(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.019(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.661(R)|      SLOW  |        10.660(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.275(R)|      SLOW  |        10.618(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.415(R)|      SLOW  |        10.419(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.786(R)|      SLOW  |        11.311(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.137(R)|      SLOW  |        11.633(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.570(R)|      SLOW  |        12.625(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.495(R)|      SLOW  |        11.206(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.242(R)|      SLOW  |        11.103(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.589(R)|      SLOW  |        10.639(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.351(R)|      SLOW  |        10.421(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.969(R)|      SLOW  |        11.129(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.879(R)|      SLOW  |        10.490(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.154(R)|      SLOW  |         8.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.276(R)|      SLOW  |         8.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.093(R)|      SLOW  |         8.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.058(R)|      SLOW  |         8.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.193(R)|      SLOW  |        10.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.730(R)|      SLOW  |        11.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.948(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.781(R)|      SLOW  |        11.090(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.518(R)|      SLOW  |        10.829(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.116(R)|      SLOW  |        11.287(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.179(R)|      SLOW  |        11.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.912(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.421(R)|      SLOW  |        11.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.039(R)|      SLOW  |        10.637(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.084(R)|      SLOW  |        11.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.024(R)|      SLOW  |        10.019(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.410(R)|      SLOW  |         9.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.068(R)|      SLOW  |         8.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.100(R)|      SLOW  |         9.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.129(R)|      SLOW  |         8.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.579(R)|      SLOW  |        10.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.734(R)|      SLOW  |         9.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.011(R)|      SLOW  |         9.194(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.373(R)|      SLOW  |         9.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.082(R)|      SLOW  |         9.489(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.979(R)|      SLOW  |        10.072(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.948(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.373(R)|      SLOW  |         9.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.779(R)|      SLOW  |        10.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.250(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.488(R)|      SLOW  |        10.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.431(R)|      SLOW  |        10.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.431(R)|      SLOW  |         9.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.819(R)|      SLOW  |        10.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.819(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.583(R)|      SLOW  |        10.173(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.322(R)|      SLOW  |        10.363(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.322(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.174(R)|      SLOW  |         9.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.174(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.411(R)|      SLOW  |         9.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.411(R)|      SLOW  |         9.403(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.734(R)|      SLOW  |         9.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.011(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.493(R)|      SLOW  |        10.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.493(R)|      SLOW  |        10.410(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.488(R)|      SLOW  |         9.964(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.467(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.469(R)|      SLOW  |        10.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.952(R)|      SLOW  |        10.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.169(R)|      SLOW  |        10.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.169(R)|      SLOW  |        10.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.453(R)|      SLOW  |        10.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.974(R)|      SLOW  |        11.120(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.583(R)|      SLOW  |         9.724(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.905(R)|      SLOW  |        10.425(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.370(R)|      SLOW  |         8.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.192(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.037(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.292(R)|      SLOW  |        10.812(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.136(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.561(R)|      SLOW  |        10.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.949(R)|      SLOW  |        11.188(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.936(R)|      SLOW  |        10.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.264(R)|      SLOW  |        10.726(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.406(R)|      SLOW  |        10.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.373(R)|      SLOW  |        10.797(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.155(R)|      SLOW  |        11.284(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.090(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.235(R)|      SLOW  |        11.302(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.813(R)|      SLOW  |         9.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.510(R)|      SLOW  |         8.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.276(R)|      SLOW  |         9.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.523(R)|      SLOW  |         9.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.437(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.243(R)|      SLOW  |        10.471(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.243(R)|      SLOW  |        10.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.470(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.470(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.489(R)|      SLOW  |        10.348(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.182(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.274(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.813(R)|      SLOW  |        10.169(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.928(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.928(R)|      SLOW  |         9.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.850(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.850(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.644(R)|      SLOW  |         9.523(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.844(R)|      SLOW  |         9.949(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.427(R)|      SLOW  |         9.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.711(R)|      SLOW  |         9.633(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.137(R)|      SLOW  |         8.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.137(R)|      SLOW  |         9.013(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.413(R)|      SLOW  |         9.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.775(R)|      SLOW  |         9.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.775(R)|      SLOW  |         8.954(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.031(R)|      SLOW  |         9.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.490(R)|      SLOW  |         9.141(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.490(R)|      SLOW  |         9.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.813(R)|      SLOW  |        10.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.401(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.579(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.579(R)|      SLOW  |        10.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.577(R)|      SLOW  |        10.079(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.281(R)|      SLOW  |        10.064(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.281(R)|      SLOW  |        10.140(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.644(R)|      SLOW  |         9.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.799(R)|      SLOW  |         9.817(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.225(R)|      SLOW  |        11.967(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.799(R)|      SLOW  |        11.712(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.712(R)|      SLOW  |        12.403(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.268(R)|      SLOW  |        12.001(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.848(R)|      SLOW  |        12.053(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.001(R)|      SLOW  |        12.601(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.253(R)|      SLOW  |        11.848(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.274(R)|      SLOW  |        11.706(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.506(R)|      SLOW  |        12.640(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.771(R)|      SLOW  |        12.249(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.634(R)|      SLOW  |        10.759(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.920(R)|      SLOW  |        12.001(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.853(R)|      SLOW  |        11.214(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.008(R)|      SLOW  |        11.875(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.216(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.983(R)|      SLOW  |        11.323(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.144(R)|      SLOW  |        11.727(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.474(R)|      SLOW  |        11.193(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<24> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        21.488(R)|      SLOW  |        12.404(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        22.352(R)|      SLOW  |        12.779(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        22.459(R)|      SLOW  |        12.827(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.024(R)|      SLOW  |        12.759(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        21.702(R)|      SLOW  |        12.549(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        22.299(R)|      SLOW  |        13.144(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.192(R)|      SLOW  |        13.096(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        22.356(R)|      SLOW  |        13.211(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        22.641(R)|      SLOW  |        13.393(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        19.899(R)|      SLOW  |        11.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        18.676(R)|      SLOW  |        10.937(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        18.698(R)|      SLOW  |        10.972(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        18.895(R)|      SLOW  |        11.086(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        18.942(R)|      SLOW  |        11.114(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        18.858(R)|      SLOW  |        11.081(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.024(R)|      SLOW  |        11.201(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.035(R)|      SLOW  |        11.140(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        18.900(R)|      SLOW  |        11.066(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        18.992(R)|      SLOW  |        11.149(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.158(R)|      SLOW  |        11.269(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        19.525(R)|      SLOW  |        11.564(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        19.647(R)|      SLOW  |        11.564(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        19.515(R)|      SLOW  |        11.492(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        19.369(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        19.334(R)|      SLOW  |        11.328(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        19.350(R)|      SLOW  |        11.363(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.158(R)|      SLOW  |        11.240(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        19.392(R)|      SLOW  |        11.402(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        18.931(R)|      SLOW  |        11.091(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        18.493(R)|      SLOW  |        10.868(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        16.673(R)|      SLOW  |         9.737(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.144(R)|      SLOW  |        10.617(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        18.991(R)|      SLOW  |        10.781(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        18.411(R)|      SLOW  |        10.565(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        16.845(R)|      SLOW  |         9.593(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        18.796(R)|      SLOW  |        10.869(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        20.249(R)|      SLOW  |        10.975(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.066(R)|      SLOW  |        10.159(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        17.708(R)|      SLOW  |        10.083(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        17.322(R)|      SLOW  |        10.041(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        17.462(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        18.833(R)|      SLOW  |        10.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.184(R)|      SLOW  |        11.056(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        20.617(R)|      SLOW  |        12.048(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        18.542(R)|      SLOW  |        10.629(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        18.289(R)|      SLOW  |        10.526(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        17.636(R)|      SLOW  |        10.062(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        17.398(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.016(R)|      SLOW  |        10.552(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        16.926(R)|      SLOW  |         9.913(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.201(R)|      SLOW  |         8.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        14.323(R)|      SLOW  |         8.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.140(R)|      SLOW  |         8.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.105(R)|      SLOW  |         8.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        17.240(R)|      SLOW  |        10.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        17.777(R)|      SLOW  |        10.457(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        17.995(R)|      SLOW  |        10.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        17.828(R)|      SLOW  |        10.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        17.565(R)|      SLOW  |        10.252(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.163(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        18.226(R)|      SLOW  |        10.747(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        17.959(R)|      SLOW  |        10.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        18.468(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.086(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.131(R)|      SLOW  |        11.299(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.071(R)|      SLOW  |         9.442(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        15.457(R)|      SLOW  |         8.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.115(R)|      SLOW  |         8.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.147(R)|      SLOW  |         9.323(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.176(R)|      SLOW  |         8.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        18.626(R)|      SLOW  |         9.705(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        21.781(R)|      SLOW  |         8.722(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.058(R)|      SLOW  |         8.617(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        21.420(R)|      SLOW  |         8.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.129(R)|      SLOW  |         8.912(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.026(R)|      SLOW  |         9.495(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        17.995(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        21.420(R)|      SLOW  |         8.623(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        19.826(R)|      SLOW  |         9.595(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        19.297(R)|      SLOW  |         9.738(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        19.535(R)|      SLOW  |         9.549(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        18.478(R)|      SLOW  |         9.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        18.478(R)|      SLOW  |         9.136(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        20.866(R)|      SLOW  |         9.693(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        20.866(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        20.630(R)|      SLOW  |         9.596(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        18.369(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        18.369(R)|      SLOW  |         9.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.221(R)|      SLOW  |         9.260(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.221(R)|      SLOW  |         9.233(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        20.458(R)|      SLOW  |         8.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        20.458(R)|      SLOW  |         8.826(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        21.781(R)|      SLOW  |         8.630(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.058(R)|      SLOW  |         8.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        20.540(R)|      SLOW  |         9.749(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        20.540(R)|      SLOW  |         9.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        19.535(R)|      SLOW  |         9.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        19.514(R)|      SLOW  |         9.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        19.516(R)|      SLOW  |         9.618(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        18.999(R)|      SLOW  |         9.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.216(R)|      SLOW  |         9.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.216(R)|      SLOW  |         9.503(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        16.500(R)|      SLOW  |         9.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.021(R)|      SLOW  |        10.543(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        15.630(R)|      SLOW  |         9.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        16.952(R)|      SLOW  |         9.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        13.417(R)|      SLOW  |         7.773(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        17.239(R)|      SLOW  |        10.039(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.084(R)|      SLOW  |         9.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        17.339(R)|      SLOW  |        10.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.183(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        16.608(R)|      SLOW  |         9.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        17.996(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        16.983(R)|      SLOW  |         9.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        17.311(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        17.453(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        17.420(R)|      SLOW  |        10.220(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.202(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.137(R)|      SLOW  |        10.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        18.282(R)|      SLOW  |        10.725(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        15.860(R)|      SLOW  |         9.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        13.557(R)|      SLOW  |         7.855(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        15.323(R)|      SLOW  |         8.900(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        15.570(R)|      SLOW  |         9.058(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        16.484(R)|      SLOW  |         9.591(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        21.290(R)|      SLOW  |         9.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        21.290(R)|      SLOW  |         9.957(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        21.517(R)|      SLOW  |        10.094(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        21.517(R)|      SLOW  |        10.016(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        21.536(R)|      SLOW  |         9.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        21.229(R)|      SLOW  |         9.779(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        21.321(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        20.860(R)|      SLOW  |         9.592(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        20.975(R)|      SLOW  |         9.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        20.975(R)|      SLOW  |         9.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        18.897(R)|      SLOW  |         9.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        18.897(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        20.691(R)|      SLOW  |         8.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        18.891(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        20.474(R)|      SLOW  |         8.818(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        20.758(R)|      SLOW  |         9.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.184(R)|      SLOW  |         8.378(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.184(R)|      SLOW  |         8.436(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        20.460(R)|      SLOW  |         8.642(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        20.822(R)|      SLOW  |         8.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        20.822(R)|      SLOW  |         8.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.078(R)|      SLOW  |         8.631(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        21.537(R)|      SLOW  |         8.564(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        21.537(R)|      SLOW  |         8.577(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        20.860(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        20.448(R)|      SLOW  |         9.538(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        19.626(R)|      SLOW  |         9.506(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        19.626(R)|      SLOW  |         9.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        19.624(R)|      SLOW  |         9.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        19.328(R)|      SLOW  |         9.487(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        19.328(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        20.691(R)|      SLOW  |         8.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        15.846(R)|      SLOW  |         9.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        19.272(R)|      SLOW  |        11.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        18.846(R)|      SLOW  |        11.135(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        21.759(R)|      SLOW  |        11.826(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        22.315(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        21.895(R)|      SLOW  |        11.476(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.048(R)|      SLOW  |        12.024(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        22.300(R)|      SLOW  |        11.271(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        21.321(R)|      SLOW  |        11.129(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        23.553(R)|      SLOW  |        12.063(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        23.818(R)|      SLOW  |        11.672(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        20.681(R)|      SLOW  |        10.182(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        22.967(R)|      SLOW  |        11.424(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        20.900(R)|      SLOW  |        10.637(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.055(R)|      SLOW  |        11.298(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        21.263(R)|      SLOW  |        10.773(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.030(R)|      SLOW  |        10.746(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.191(R)|      SLOW  |        11.150(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        21.521(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<25> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.498(R)|      SLOW  |        13.008(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.362(R)|      SLOW  |        13.383(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.469(R)|      SLOW  |        13.431(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.034(R)|      SLOW  |        13.363(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.712(R)|      SLOW  |        13.153(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.309(R)|      SLOW  |        13.748(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.202(R)|      SLOW  |        13.700(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.366(R)|      SLOW  |        13.815(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.651(R)|      SLOW  |        13.997(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.909(R)|      SLOW  |        12.370(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.686(R)|      SLOW  |        11.541(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.708(R)|      SLOW  |        11.576(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.905(R)|      SLOW  |        11.690(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.952(R)|      SLOW  |        11.718(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.868(R)|      SLOW  |        11.685(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.034(R)|      SLOW  |        11.805(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.045(R)|      SLOW  |        11.744(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.910(R)|      SLOW  |        11.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.002(R)|      SLOW  |        11.753(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.168(R)|      SLOW  |        11.873(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.535(R)|      SLOW  |        12.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.657(R)|      SLOW  |        12.168(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.525(R)|      SLOW  |        12.096(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.379(R)|      SLOW  |        11.993(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.344(R)|      SLOW  |        11.932(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.360(R)|      SLOW  |        11.967(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.168(R)|      SLOW  |        11.844(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.402(R)|      SLOW  |        12.006(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.941(R)|      SLOW  |        11.695(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.503(R)|      SLOW  |        11.472(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.683(R)|      SLOW  |        10.341(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.154(R)|      SLOW  |        11.221(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.001(R)|      SLOW  |        11.385(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.421(R)|      SLOW  |        11.169(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.855(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.806(R)|      SLOW  |        11.473(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.259(R)|      SLOW  |        11.579(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.076(R)|      SLOW  |        10.763(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.718(R)|      SLOW  |        10.687(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.332(R)|      SLOW  |        10.645(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.472(R)|      SLOW  |        10.446(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.843(R)|      SLOW  |        11.338(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.194(R)|      SLOW  |        11.660(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.627(R)|      SLOW  |        12.652(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.552(R)|      SLOW  |        11.233(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.299(R)|      SLOW  |        11.130(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.646(R)|      SLOW  |        10.666(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.408(R)|      SLOW  |        10.448(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.026(R)|      SLOW  |        11.156(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.936(R)|      SLOW  |        10.517(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.211(R)|      SLOW  |         8.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.333(R)|      SLOW  |         8.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.150(R)|      SLOW  |         8.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.115(R)|      SLOW  |         8.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.250(R)|      SLOW  |        10.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.787(R)|      SLOW  |        11.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.005(R)|      SLOW  |        11.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.838(R)|      SLOW  |        11.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.575(R)|      SLOW  |        10.856(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.173(R)|      SLOW  |        11.314(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.236(R)|      SLOW  |        11.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.969(R)|      SLOW  |        11.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.478(R)|      SLOW  |        11.464(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.096(R)|      SLOW  |        10.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.141(R)|      SLOW  |        11.903(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.081(R)|      SLOW  |        10.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.467(R)|      SLOW  |         9.548(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.125(R)|      SLOW  |         8.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.157(R)|      SLOW  |         9.927(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.186(R)|      SLOW  |         8.767(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.636(R)|      SLOW  |        10.309(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.791(R)|      SLOW  |         9.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.068(R)|      SLOW  |         9.221(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.430(R)|      SLOW  |         9.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.139(R)|      SLOW  |         9.516(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.036(R)|      SLOW  |        10.099(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.005(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.430(R)|      SLOW  |         9.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.836(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.307(R)|      SLOW  |        10.342(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.545(R)|      SLOW  |        10.153(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.488(R)|      SLOW  |        10.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.488(R)|      SLOW  |         9.740(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.876(R)|      SLOW  |        10.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.876(R)|      SLOW  |        10.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.640(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.379(R)|      SLOW  |        10.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.379(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.231(R)|      SLOW  |         9.864(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.231(R)|      SLOW  |         9.837(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.468(R)|      SLOW  |         9.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.468(R)|      SLOW  |         9.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.791(R)|      SLOW  |         9.234(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.068(R)|      SLOW  |         9.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.550(R)|      SLOW  |        10.353(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.550(R)|      SLOW  |        10.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.545(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.524(R)|      SLOW  |         9.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.526(R)|      SLOW  |        10.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.009(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.226(R)|      SLOW  |        10.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.226(R)|      SLOW  |        10.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.510(R)|      SLOW  |        10.365(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.031(R)|      SLOW  |        11.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.640(R)|      SLOW  |         9.751(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.962(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.427(R)|      SLOW  |         8.377(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.249(R)|      SLOW  |        10.643(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.094(R)|      SLOW  |         9.946(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.349(R)|      SLOW  |        10.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.193(R)|      SLOW  |        10.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.618(R)|      SLOW  |        10.262(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.006(R)|      SLOW  |        11.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.993(R)|      SLOW  |        10.530(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.321(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.463(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.430(R)|      SLOW  |        10.824(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.212(R)|      SLOW  |        11.311(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.147(R)|      SLOW  |        11.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.292(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.870(R)|      SLOW  |         9.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.567(R)|      SLOW  |         8.459(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.333(R)|      SLOW  |         9.504(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.580(R)|      SLOW  |         9.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.494(R)|      SLOW  |        10.195(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.300(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.300(R)|      SLOW  |        10.561(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.527(R)|      SLOW  |        10.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.527(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.546(R)|      SLOW  |        10.375(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.239(R)|      SLOW  |        10.383(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.331(R)|      SLOW  |        10.484(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.870(R)|      SLOW  |        10.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.985(R)|      SLOW  |        10.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.985(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.907(R)|      SLOW  |        10.152(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.907(R)|      SLOW  |        10.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.701(R)|      SLOW  |         9.550(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.901(R)|      SLOW  |         9.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.484(R)|      SLOW  |         9.422(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.768(R)|      SLOW  |         9.660(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.194(R)|      SLOW  |         8.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.194(R)|      SLOW  |         9.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.470(R)|      SLOW  |         9.246(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.832(R)|      SLOW  |         9.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.832(R)|      SLOW  |         8.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.088(R)|      SLOW  |         9.235(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.547(R)|      SLOW  |         9.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.547(R)|      SLOW  |         9.181(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.870(R)|      SLOW  |        10.321(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.458(R)|      SLOW  |        10.142(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.636(R)|      SLOW  |        10.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.636(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.634(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.338(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.338(R)|      SLOW  |        10.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.701(R)|      SLOW  |         9.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.856(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.282(R)|      SLOW  |        11.994(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.856(R)|      SLOW  |        11.739(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.769(R)|      SLOW  |        12.430(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.325(R)|      SLOW  |        12.028(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.905(R)|      SLOW  |        12.080(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.058(R)|      SLOW  |        12.628(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.310(R)|      SLOW  |        11.875(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.331(R)|      SLOW  |        11.733(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.563(R)|      SLOW  |        12.667(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.828(R)|      SLOW  |        12.276(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.691(R)|      SLOW  |        10.786(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.977(R)|      SLOW  |        12.028(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.910(R)|      SLOW  |        11.241(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.065(R)|      SLOW  |        11.902(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.273(R)|      SLOW  |        11.377(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.040(R)|      SLOW  |        11.350(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.201(R)|      SLOW  |        11.754(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.531(R)|      SLOW  |        11.220(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<26> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.424(R)|      SLOW  |        12.958(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.288(R)|      SLOW  |        13.333(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.395(R)|      SLOW  |        13.381(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.960(R)|      SLOW  |        13.313(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.638(R)|      SLOW  |        13.103(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.235(R)|      SLOW  |        13.698(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.128(R)|      SLOW  |        13.650(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.292(R)|      SLOW  |        13.765(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.577(R)|      SLOW  |        13.947(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.835(R)|      SLOW  |        12.320(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.612(R)|      SLOW  |        11.491(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.634(R)|      SLOW  |        11.526(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.831(R)|      SLOW  |        11.640(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.878(R)|      SLOW  |        11.668(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.794(R)|      SLOW  |        11.635(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.960(R)|      SLOW  |        11.755(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.971(R)|      SLOW  |        11.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.836(R)|      SLOW  |        11.620(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.928(R)|      SLOW  |        11.703(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.094(R)|      SLOW  |        11.823(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.461(R)|      SLOW  |        12.118(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.583(R)|      SLOW  |        12.118(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.451(R)|      SLOW  |        12.046(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.305(R)|      SLOW  |        11.943(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.270(R)|      SLOW  |        11.882(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.286(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.094(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.328(R)|      SLOW  |        11.956(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.867(R)|      SLOW  |        11.645(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.429(R)|      SLOW  |        11.422(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.609(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.080(R)|      SLOW  |        11.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.927(R)|      SLOW  |        11.335(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.347(R)|      SLOW  |        11.119(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.781(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.732(R)|      SLOW  |        11.423(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.185(R)|      SLOW  |        11.529(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.002(R)|      SLOW  |        10.713(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.644(R)|      SLOW  |        10.637(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.258(R)|      SLOW  |        10.595(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.398(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.769(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.120(R)|      SLOW  |        11.610(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.553(R)|      SLOW  |        12.602(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.478(R)|      SLOW  |        11.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.225(R)|      SLOW  |        11.080(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.572(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.334(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.952(R)|      SLOW  |        11.106(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.862(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.137(R)|      SLOW  |         8.778(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.259(R)|      SLOW  |         8.833(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.076(R)|      SLOW  |         8.730(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.041(R)|      SLOW  |         8.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.176(R)|      SLOW  |        10.793(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.713(R)|      SLOW  |        11.011(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.931(R)|      SLOW  |        11.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.764(R)|      SLOW  |        11.067(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.501(R)|      SLOW  |        10.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.099(R)|      SLOW  |        11.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.162(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.895(R)|      SLOW  |        11.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.404(R)|      SLOW  |        11.414(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.022(R)|      SLOW  |        10.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.067(R)|      SLOW  |        11.853(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.007(R)|      SLOW  |         9.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.393(R)|      SLOW  |         9.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.051(R)|      SLOW  |         8.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.083(R)|      SLOW  |         9.877(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.112(R)|      SLOW  |         8.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.562(R)|      SLOW  |        10.259(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.717(R)|      SLOW  |         9.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.994(R)|      SLOW  |         9.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.356(R)|      SLOW  |         9.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.065(R)|      SLOW  |         9.466(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.962(R)|      SLOW  |        10.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.931(R)|      SLOW  |        10.711(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.356(R)|      SLOW  |         9.177(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.762(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.233(R)|      SLOW  |        10.292(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.471(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.414(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.414(R)|      SLOW  |         9.690(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.802(R)|      SLOW  |        10.247(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.802(R)|      SLOW  |        10.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.566(R)|      SLOW  |        10.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.305(R)|      SLOW  |        10.340(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.305(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.157(R)|      SLOW  |         9.814(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.157(R)|      SLOW  |         9.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.394(R)|      SLOW  |         9.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.394(R)|      SLOW  |         9.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.717(R)|      SLOW  |         9.184(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.994(R)|      SLOW  |         9.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.476(R)|      SLOW  |        10.303(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.476(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.471(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.450(R)|      SLOW  |         9.857(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.452(R)|      SLOW  |        10.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.935(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.152(R)|      SLOW  |        10.186(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.152(R)|      SLOW  |        10.057(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.436(R)|      SLOW  |        10.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.957(R)|      SLOW  |        11.097(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.566(R)|      SLOW  |         9.701(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.888(R)|      SLOW  |        10.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.353(R)|      SLOW  |         8.327(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.175(R)|      SLOW  |        10.593(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.020(R)|      SLOW  |         9.896(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.275(R)|      SLOW  |        10.789(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.119(R)|      SLOW  |        10.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.544(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.932(R)|      SLOW  |        11.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.919(R)|      SLOW  |        10.480(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.247(R)|      SLOW  |        10.703(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.389(R)|      SLOW  |        10.804(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.356(R)|      SLOW  |        10.774(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.138(R)|      SLOW  |        11.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.073(R)|      SLOW  |        11.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.218(R)|      SLOW  |        11.279(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.796(R)|      SLOW  |         9.836(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.493(R)|      SLOW  |         8.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.259(R)|      SLOW  |         9.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.506(R)|      SLOW  |         9.612(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.420(R)|      SLOW  |        10.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.226(R)|      SLOW  |        10.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.226(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.453(R)|      SLOW  |        10.648(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.453(R)|      SLOW  |        10.570(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.472(R)|      SLOW  |        10.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.165(R)|      SLOW  |        10.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.257(R)|      SLOW  |        10.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.796(R)|      SLOW  |        10.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.911(R)|      SLOW  |         9.956(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.911(R)|      SLOW  |         9.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.833(R)|      SLOW  |        10.102(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.833(R)|      SLOW  |        10.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.627(R)|      SLOW  |         9.500(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.827(R)|      SLOW  |         9.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.410(R)|      SLOW  |         9.372(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.694(R)|      SLOW  |         9.610(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.120(R)|      SLOW  |         8.932(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.120(R)|      SLOW  |         8.990(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.396(R)|      SLOW  |         9.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.758(R)|      SLOW  |         9.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.758(R)|      SLOW  |         8.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.014(R)|      SLOW  |         9.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.473(R)|      SLOW  |         9.118(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.473(R)|      SLOW  |         9.131(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.796(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.384(R)|      SLOW  |        10.092(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.562(R)|      SLOW  |        10.060(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.562(R)|      SLOW  |        10.042(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.560(R)|      SLOW  |        10.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.264(R)|      SLOW  |        10.041(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.264(R)|      SLOW  |        10.117(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.627(R)|      SLOW  |         9.413(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.782(R)|      SLOW  |         9.794(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.208(R)|      SLOW  |        11.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.782(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.695(R)|      SLOW  |        12.380(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.251(R)|      SLOW  |        11.978(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.831(R)|      SLOW  |        12.030(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.984(R)|      SLOW  |        12.578(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.236(R)|      SLOW  |        11.825(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.257(R)|      SLOW  |        11.683(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.489(R)|      SLOW  |        12.617(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.754(R)|      SLOW  |        12.226(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.617(R)|      SLOW  |        10.736(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.903(R)|      SLOW  |        11.978(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.836(R)|      SLOW  |        11.191(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.991(R)|      SLOW  |        11.852(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.199(R)|      SLOW  |        11.327(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.966(R)|      SLOW  |        11.300(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.127(R)|      SLOW  |        11.704(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.457(R)|      SLOW  |        11.170(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<27> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.262(R)|      SLOW  |        12.842(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.126(R)|      SLOW  |        13.217(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.233(R)|      SLOW  |        13.265(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.798(R)|      SLOW  |        13.197(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.476(R)|      SLOW  |        12.987(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.073(R)|      SLOW  |        13.582(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        22.966(R)|      SLOW  |        13.534(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.130(R)|      SLOW  |        13.649(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.415(R)|      SLOW  |        13.831(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.673(R)|      SLOW  |        12.204(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.450(R)|      SLOW  |        11.375(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.472(R)|      SLOW  |        11.410(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.669(R)|      SLOW  |        11.524(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.716(R)|      SLOW  |        11.552(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.632(R)|      SLOW  |        11.519(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.798(R)|      SLOW  |        11.639(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.809(R)|      SLOW  |        11.578(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.674(R)|      SLOW  |        11.504(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.766(R)|      SLOW  |        11.587(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        19.932(R)|      SLOW  |        11.707(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.299(R)|      SLOW  |        12.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.421(R)|      SLOW  |        12.002(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.289(R)|      SLOW  |        11.930(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.143(R)|      SLOW  |        11.827(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.108(R)|      SLOW  |        11.766(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.124(R)|      SLOW  |        11.801(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        19.932(R)|      SLOW  |        11.678(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.166(R)|      SLOW  |        11.840(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.705(R)|      SLOW  |        11.529(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.267(R)|      SLOW  |        11.306(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.447(R)|      SLOW  |        10.175(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        18.918(R)|      SLOW  |        11.055(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.765(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.185(R)|      SLOW  |        11.003(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.619(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.570(R)|      SLOW  |        11.307(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.023(R)|      SLOW  |        11.413(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        18.840(R)|      SLOW  |        10.597(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.482(R)|      SLOW  |        10.521(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.096(R)|      SLOW  |        10.479(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.236(R)|      SLOW  |        10.280(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.607(R)|      SLOW  |        11.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        19.958(R)|      SLOW  |        11.494(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.391(R)|      SLOW  |        12.486(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.316(R)|      SLOW  |        11.067(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.063(R)|      SLOW  |        10.964(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.410(R)|      SLOW  |        10.500(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.172(R)|      SLOW  |        10.282(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.790(R)|      SLOW  |        10.990(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.700(R)|      SLOW  |        10.351(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        14.975(R)|      SLOW  |         8.662(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.097(R)|      SLOW  |         8.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        14.914(R)|      SLOW  |         8.614(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        14.879(R)|      SLOW  |         8.594(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.014(R)|      SLOW  |        10.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.551(R)|      SLOW  |        10.895(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.769(R)|      SLOW  |        11.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.602(R)|      SLOW  |        10.951(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.339(R)|      SLOW  |        10.690(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        18.937(R)|      SLOW  |        11.148(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.000(R)|      SLOW  |        11.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.733(R)|      SLOW  |        10.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.242(R)|      SLOW  |        11.298(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        17.860(R)|      SLOW  |        10.498(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        19.905(R)|      SLOW  |        11.737(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        16.845(R)|      SLOW  |         9.880(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.231(R)|      SLOW  |         9.382(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        14.889(R)|      SLOW  |         8.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        16.921(R)|      SLOW  |         9.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        14.950(R)|      SLOW  |         8.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.400(R)|      SLOW  |        10.143(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.555(R)|      SLOW  |         9.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        21.832(R)|      SLOW  |         9.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.194(R)|      SLOW  |         9.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        22.903(R)|      SLOW  |         9.350(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.800(R)|      SLOW  |         9.933(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.769(R)|      SLOW  |        10.595(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.194(R)|      SLOW  |         9.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.600(R)|      SLOW  |        10.033(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.071(R)|      SLOW  |        10.176(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.309(R)|      SLOW  |         9.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.252(R)|      SLOW  |         9.870(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.252(R)|      SLOW  |         9.574(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.640(R)|      SLOW  |        10.131(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.640(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.404(R)|      SLOW  |        10.034(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.143(R)|      SLOW  |        10.224(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.143(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        18.995(R)|      SLOW  |         9.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        18.995(R)|      SLOW  |         9.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.232(R)|      SLOW  |         9.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.232(R)|      SLOW  |         9.264(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.555(R)|      SLOW  |         9.068(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        21.832(R)|      SLOW  |         9.150(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.314(R)|      SLOW  |        10.187(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.314(R)|      SLOW  |        10.271(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.309(R)|      SLOW  |         9.825(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.288(R)|      SLOW  |         9.741(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.290(R)|      SLOW  |        10.056(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.773(R)|      SLOW  |         9.979(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        19.990(R)|      SLOW  |        10.070(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        19.990(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.274(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.795(R)|      SLOW  |        10.981(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.404(R)|      SLOW  |         9.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.726(R)|      SLOW  |        10.286(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.191(R)|      SLOW  |         8.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.013(R)|      SLOW  |        10.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        16.858(R)|      SLOW  |         9.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.113(R)|      SLOW  |        10.673(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        17.957(R)|      SLOW  |        10.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.382(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.770(R)|      SLOW  |        11.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.757(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.085(R)|      SLOW  |        10.587(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.227(R)|      SLOW  |        10.688(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.194(R)|      SLOW  |        10.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        18.976(R)|      SLOW  |        11.145(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        18.911(R)|      SLOW  |        11.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.056(R)|      SLOW  |        11.163(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.634(R)|      SLOW  |         9.720(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.331(R)|      SLOW  |         8.293(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.097(R)|      SLOW  |         9.338(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.344(R)|      SLOW  |         9.496(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.258(R)|      SLOW  |        10.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.064(R)|      SLOW  |        10.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.064(R)|      SLOW  |        10.395(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.291(R)|      SLOW  |        10.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.291(R)|      SLOW  |        10.454(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.310(R)|      SLOW  |        10.209(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.003(R)|      SLOW  |        10.217(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.095(R)|      SLOW  |        10.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.634(R)|      SLOW  |        10.030(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.749(R)|      SLOW  |         9.840(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.749(R)|      SLOW  |         9.621(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.671(R)|      SLOW  |         9.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.671(R)|      SLOW  |         9.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.465(R)|      SLOW  |         9.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.665(R)|      SLOW  |         9.810(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.248(R)|      SLOW  |         9.256(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.532(R)|      SLOW  |         9.494(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        21.958(R)|      SLOW  |         8.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        21.958(R)|      SLOW  |         8.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.234(R)|      SLOW  |         9.080(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.596(R)|      SLOW  |         9.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.596(R)|      SLOW  |         8.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        20.852(R)|      SLOW  |         9.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.311(R)|      SLOW  |         9.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.311(R)|      SLOW  |         9.015(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.634(R)|      SLOW  |        10.155(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.222(R)|      SLOW  |         9.976(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.400(R)|      SLOW  |         9.944(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.400(R)|      SLOW  |         9.926(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.398(R)|      SLOW  |         9.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.102(R)|      SLOW  |         9.925(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.102(R)|      SLOW  |        10.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.465(R)|      SLOW  |         9.297(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.620(R)|      SLOW  |         9.678(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.046(R)|      SLOW  |        11.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.620(R)|      SLOW  |        11.573(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.533(R)|      SLOW  |        12.264(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.089(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.669(R)|      SLOW  |        11.914(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        23.822(R)|      SLOW  |        12.462(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.074(R)|      SLOW  |        11.709(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.095(R)|      SLOW  |        11.567(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.327(R)|      SLOW  |        12.501(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.592(R)|      SLOW  |        12.110(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.455(R)|      SLOW  |        10.620(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.741(R)|      SLOW  |        11.862(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.674(R)|      SLOW  |        11.075(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        22.829(R)|      SLOW  |        11.736(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.037(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.804(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        22.965(R)|      SLOW  |        11.588(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.295(R)|      SLOW  |        11.054(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<28> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.606(R)|      SLOW  |        13.063(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.470(R)|      SLOW  |        13.438(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.577(R)|      SLOW  |        13.486(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.142(R)|      SLOW  |        13.418(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.820(R)|      SLOW  |        13.208(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.417(R)|      SLOW  |        13.803(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.310(R)|      SLOW  |        13.755(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.474(R)|      SLOW  |        13.870(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.759(R)|      SLOW  |        14.052(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.017(R)|      SLOW  |        12.425(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.794(R)|      SLOW  |        11.596(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.816(R)|      SLOW  |        11.631(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.013(R)|      SLOW  |        11.745(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.060(R)|      SLOW  |        11.773(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.976(R)|      SLOW  |        11.740(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.142(R)|      SLOW  |        11.860(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.153(R)|      SLOW  |        11.799(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.018(R)|      SLOW  |        11.725(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.110(R)|      SLOW  |        11.808(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.276(R)|      SLOW  |        11.928(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.643(R)|      SLOW  |        12.223(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.765(R)|      SLOW  |        12.223(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.633(R)|      SLOW  |        12.151(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.487(R)|      SLOW  |        12.048(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.452(R)|      SLOW  |        11.987(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.468(R)|      SLOW  |        12.022(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.276(R)|      SLOW  |        11.899(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.510(R)|      SLOW  |        12.061(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.049(R)|      SLOW  |        11.750(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.611(R)|      SLOW  |        11.527(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.791(R)|      SLOW  |        10.396(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.262(R)|      SLOW  |        11.276(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.109(R)|      SLOW  |        11.440(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.529(R)|      SLOW  |        11.224(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.963(R)|      SLOW  |        10.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.914(R)|      SLOW  |        11.528(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.367(R)|      SLOW  |        11.634(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.184(R)|      SLOW  |        10.818(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.826(R)|      SLOW  |        10.742(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.440(R)|      SLOW  |        10.700(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.580(R)|      SLOW  |        10.501(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.951(R)|      SLOW  |        11.393(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.302(R)|      SLOW  |        11.715(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.735(R)|      SLOW  |        12.707(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.660(R)|      SLOW  |        11.288(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.407(R)|      SLOW  |        11.185(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.754(R)|      SLOW  |        10.721(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.516(R)|      SLOW  |        10.503(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.134(R)|      SLOW  |        11.211(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.044(R)|      SLOW  |        10.572(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.319(R)|      SLOW  |         8.883(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.441(R)|      SLOW  |         8.938(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.258(R)|      SLOW  |         8.835(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.223(R)|      SLOW  |         8.815(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.358(R)|      SLOW  |        10.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.895(R)|      SLOW  |        11.116(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.113(R)|      SLOW  |        11.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.946(R)|      SLOW  |        11.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.683(R)|      SLOW  |        10.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.281(R)|      SLOW  |        11.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.344(R)|      SLOW  |        11.406(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.077(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.586(R)|      SLOW  |        11.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.204(R)|      SLOW  |        10.719(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.249(R)|      SLOW  |        11.958(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.189(R)|      SLOW  |        10.101(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.575(R)|      SLOW  |         9.603(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.233(R)|      SLOW  |         8.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.265(R)|      SLOW  |         9.982(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.294(R)|      SLOW  |         8.822(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.744(R)|      SLOW  |        10.364(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.899(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.176(R)|      SLOW  |         9.276(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.538(R)|      SLOW  |         9.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.247(R)|      SLOW  |         9.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.144(R)|      SLOW  |        10.154(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.113(R)|      SLOW  |        10.816(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.538(R)|      SLOW  |         9.282(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.944(R)|      SLOW  |        10.254(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.415(R)|      SLOW  |        10.397(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.653(R)|      SLOW  |        10.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.596(R)|      SLOW  |        10.091(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.596(R)|      SLOW  |         9.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.984(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.984(R)|      SLOW  |        10.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.748(R)|      SLOW  |        10.255(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.487(R)|      SLOW  |        10.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.487(R)|      SLOW  |        10.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.339(R)|      SLOW  |         9.919(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.339(R)|      SLOW  |         9.892(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.576(R)|      SLOW  |         9.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.576(R)|      SLOW  |         9.485(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.899(R)|      SLOW  |         9.289(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.176(R)|      SLOW  |         9.371(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.658(R)|      SLOW  |        10.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.658(R)|      SLOW  |        10.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.653(R)|      SLOW  |        10.046(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.632(R)|      SLOW  |         9.962(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.634(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.117(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.334(R)|      SLOW  |        10.291(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.334(R)|      SLOW  |        10.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.618(R)|      SLOW  |        10.420(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.139(R)|      SLOW  |        11.202(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.748(R)|      SLOW  |         9.806(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.070(R)|      SLOW  |        10.507(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.535(R)|      SLOW  |         8.432(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.357(R)|      SLOW  |        10.698(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.202(R)|      SLOW  |        10.001(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.457(R)|      SLOW  |        10.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.301(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.726(R)|      SLOW  |        10.317(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.114(R)|      SLOW  |        11.270(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.101(R)|      SLOW  |        10.585(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.429(R)|      SLOW  |        10.808(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.571(R)|      SLOW  |        10.909(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.538(R)|      SLOW  |        10.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.320(R)|      SLOW  |        11.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.255(R)|      SLOW  |        11.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.400(R)|      SLOW  |        11.384(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.978(R)|      SLOW  |         9.941(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.675(R)|      SLOW  |         8.514(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.441(R)|      SLOW  |         9.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.688(R)|      SLOW  |         9.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.602(R)|      SLOW  |        10.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.408(R)|      SLOW  |        10.553(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.408(R)|      SLOW  |        10.616(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.635(R)|      SLOW  |        10.753(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.635(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.654(R)|      SLOW  |        10.430(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.347(R)|      SLOW  |        10.438(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.439(R)|      SLOW  |        10.539(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.978(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.093(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.093(R)|      SLOW  |         9.842(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.015(R)|      SLOW  |        10.207(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.015(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.809(R)|      SLOW  |         9.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.009(R)|      SLOW  |        10.031(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.592(R)|      SLOW  |         9.477(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.876(R)|      SLOW  |         9.715(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.302(R)|      SLOW  |         9.037(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.302(R)|      SLOW  |         9.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.578(R)|      SLOW  |         9.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.940(R)|      SLOW  |         9.334(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.940(R)|      SLOW  |         9.036(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.196(R)|      SLOW  |         9.290(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.655(R)|      SLOW  |         9.223(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.655(R)|      SLOW  |         9.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.978(R)|      SLOW  |        10.376(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.566(R)|      SLOW  |        10.197(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.744(R)|      SLOW  |        10.165(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.744(R)|      SLOW  |        10.147(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.742(R)|      SLOW  |        10.161(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.446(R)|      SLOW  |        10.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.446(R)|      SLOW  |        10.222(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.809(R)|      SLOW  |         9.518(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.964(R)|      SLOW  |         9.899(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.390(R)|      SLOW  |        12.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.964(R)|      SLOW  |        11.794(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.877(R)|      SLOW  |        12.485(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.433(R)|      SLOW  |        12.083(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.013(R)|      SLOW  |        12.135(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.166(R)|      SLOW  |        12.683(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.418(R)|      SLOW  |        11.930(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.439(R)|      SLOW  |        11.788(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.671(R)|      SLOW  |        12.722(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.936(R)|      SLOW  |        12.331(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.799(R)|      SLOW  |        10.841(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.085(R)|      SLOW  |        12.083(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.018(R)|      SLOW  |        11.296(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.173(R)|      SLOW  |        11.957(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.381(R)|      SLOW  |        11.432(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.148(R)|      SLOW  |        11.405(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.309(R)|      SLOW  |        11.809(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.639(R)|      SLOW  |        11.275(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<29> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        23.389(R)|      SLOW  |        13.573(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        24.253(R)|      SLOW  |        13.948(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        24.360(R)|      SLOW  |        13.996(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.925(R)|      SLOW  |        13.928(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        23.603(R)|      SLOW  |        13.718(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        24.200(R)|      SLOW  |        14.313(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        24.093(R)|      SLOW  |        14.265(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        24.257(R)|      SLOW  |        14.380(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        24.542(R)|      SLOW  |        14.562(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        21.800(R)|      SLOW  |        12.935(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        20.577(R)|      SLOW  |        12.106(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        20.599(R)|      SLOW  |        12.141(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        20.796(R)|      SLOW  |        12.255(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        20.843(R)|      SLOW  |        12.283(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        20.759(R)|      SLOW  |        12.250(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.925(R)|      SLOW  |        12.370(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.936(R)|      SLOW  |        12.309(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        20.801(R)|      SLOW  |        12.235(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        20.893(R)|      SLOW  |        12.318(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        21.059(R)|      SLOW  |        12.438(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        21.426(R)|      SLOW  |        12.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        21.548(R)|      SLOW  |        12.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        21.416(R)|      SLOW  |        12.661(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        21.270(R)|      SLOW  |        12.558(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        21.235(R)|      SLOW  |        12.497(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        21.251(R)|      SLOW  |        12.532(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        21.059(R)|      SLOW  |        12.409(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        21.293(R)|      SLOW  |        12.571(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        20.832(R)|      SLOW  |        12.260(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        20.394(R)|      SLOW  |        12.037(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        18.574(R)|      SLOW  |        10.906(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        20.045(R)|      SLOW  |        11.786(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        20.892(R)|      SLOW  |        11.950(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        20.312(R)|      SLOW  |        11.734(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        18.746(R)|      SLOW  |        10.762(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        20.697(R)|      SLOW  |        12.038(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        22.150(R)|      SLOW  |        12.144(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.967(R)|      SLOW  |        11.328(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        19.609(R)|      SLOW  |        11.252(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        19.223(R)|      SLOW  |        11.210(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        19.363(R)|      SLOW  |        11.011(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        20.734(R)|      SLOW  |        11.903(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        21.085(R)|      SLOW  |        12.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        22.518(R)|      SLOW  |        13.217(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        20.443(R)|      SLOW  |        11.798(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        20.190(R)|      SLOW  |        11.695(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        19.537(R)|      SLOW  |        11.231(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        19.299(R)|      SLOW  |        11.013(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.917(R)|      SLOW  |        11.721(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        18.827(R)|      SLOW  |        11.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        16.102(R)|      SLOW  |         9.393(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        16.224(R)|      SLOW  |         9.448(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        16.041(R)|      SLOW  |         9.345(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        16.006(R)|      SLOW  |         9.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        19.141(R)|      SLOW  |        11.408(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        19.678(R)|      SLOW  |        11.626(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        19.896(R)|      SLOW  |        11.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        19.729(R)|      SLOW  |        11.682(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        19.466(R)|      SLOW  |        11.421(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        20.064(R)|      SLOW  |        11.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        20.127(R)|      SLOW  |        11.916(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        19.860(R)|      SLOW  |        11.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        20.369(R)|      SLOW  |        12.029(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.987(R)|      SLOW  |        11.229(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        21.032(R)|      SLOW  |        12.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.972(R)|      SLOW  |        10.611(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        17.358(R)|      SLOW  |        10.113(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        16.016(R)|      SLOW  |         9.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        18.048(R)|      SLOW  |        10.492(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        16.077(R)|      SLOW  |         9.332(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        20.527(R)|      SLOW  |        10.874(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        23.682(R)|      SLOW  |         9.891(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.959(R)|      SLOW  |         9.786(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        23.321(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        24.030(R)|      SLOW  |        10.081(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.927(R)|      SLOW  |        10.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        19.896(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        23.321(R)|      SLOW  |         9.792(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        21.727(R)|      SLOW  |        10.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        21.198(R)|      SLOW  |        10.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        21.436(R)|      SLOW  |        10.718(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        20.379(R)|      SLOW  |        10.601(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        20.379(R)|      SLOW  |        10.305(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        22.767(R)|      SLOW  |        10.862(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        22.767(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        22.531(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        20.270(R)|      SLOW  |        10.955(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        20.270(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        20.122(R)|      SLOW  |        10.429(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        20.122(R)|      SLOW  |        10.402(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        22.359(R)|      SLOW  |         9.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        22.359(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        23.682(R)|      SLOW  |         9.799(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.959(R)|      SLOW  |         9.881(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        22.441(R)|      SLOW  |        10.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        22.441(R)|      SLOW  |        11.002(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        21.436(R)|      SLOW  |        10.556(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        21.415(R)|      SLOW  |        10.472(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        21.417(R)|      SLOW  |        10.787(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        20.900(R)|      SLOW  |        10.710(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        21.117(R)|      SLOW  |        10.801(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        21.117(R)|      SLOW  |        10.672(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        18.401(R)|      SLOW  |        10.930(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.922(R)|      SLOW  |        11.712(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        17.531(R)|      SLOW  |        10.316(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        18.853(R)|      SLOW  |        11.017(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        15.318(R)|      SLOW  |         8.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        19.140(R)|      SLOW  |        11.208(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.985(R)|      SLOW  |        10.511(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        19.240(R)|      SLOW  |        11.404(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        19.084(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        18.509(R)|      SLOW  |        10.827(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        19.897(R)|      SLOW  |        11.780(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        18.884(R)|      SLOW  |        11.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        19.212(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        19.354(R)|      SLOW  |        11.419(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        19.321(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        20.103(R)|      SLOW  |        11.876(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        20.038(R)|      SLOW  |        11.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        20.183(R)|      SLOW  |        11.894(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        17.761(R)|      SLOW  |        10.451(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        15.458(R)|      SLOW  |         9.024(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        17.224(R)|      SLOW  |        10.069(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        17.471(R)|      SLOW  |        10.227(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        18.385(R)|      SLOW  |        10.760(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        23.191(R)|      SLOW  |        11.063(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        23.191(R)|      SLOW  |        11.126(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        23.418(R)|      SLOW  |        11.263(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        23.418(R)|      SLOW  |        11.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        23.437(R)|      SLOW  |        10.940(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        23.130(R)|      SLOW  |        10.948(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        23.222(R)|      SLOW  |        11.049(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        22.761(R)|      SLOW  |        10.761(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        22.876(R)|      SLOW  |        10.571(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        22.876(R)|      SLOW  |        10.352(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        20.798(R)|      SLOW  |        10.717(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        20.798(R)|      SLOW  |        10.632(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        22.592(R)|      SLOW  |        10.115(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        20.792(R)|      SLOW  |        10.541(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        22.375(R)|      SLOW  |         9.987(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        22.659(R)|      SLOW  |        10.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        23.085(R)|      SLOW  |         9.547(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        23.085(R)|      SLOW  |         9.605(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        22.361(R)|      SLOW  |         9.811(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        22.723(R)|      SLOW  |         9.844(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        22.723(R)|      SLOW  |         9.546(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.979(R)|      SLOW  |         9.800(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        23.438(R)|      SLOW  |         9.733(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        23.438(R)|      SLOW  |         9.746(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        22.761(R)|      SLOW  |        10.886(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        22.349(R)|      SLOW  |        10.707(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        21.527(R)|      SLOW  |        10.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        21.527(R)|      SLOW  |        10.657(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        21.525(R)|      SLOW  |        10.671(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        21.229(R)|      SLOW  |        10.656(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        21.229(R)|      SLOW  |        10.732(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        22.592(R)|      SLOW  |        10.028(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        17.747(R)|      SLOW  |        10.409(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        21.173(R)|      SLOW  |        12.559(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        20.747(R)|      SLOW  |        12.304(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        23.660(R)|      SLOW  |        12.995(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        24.216(R)|      SLOW  |        12.593(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        23.796(R)|      SLOW  |        12.645(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.949(R)|      SLOW  |        13.193(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        24.201(R)|      SLOW  |        12.440(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        23.222(R)|      SLOW  |        12.298(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        25.454(R)|      SLOW  |        13.232(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        25.719(R)|      SLOW  |        12.841(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        22.582(R)|      SLOW  |        11.351(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        24.868(R)|      SLOW  |        12.593(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        22.801(R)|      SLOW  |        11.806(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.956(R)|      SLOW  |        12.467(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        23.164(R)|      SLOW  |        11.942(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.931(R)|      SLOW  |        11.915(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        24.092(R)|      SLOW  |        12.319(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        23.422(R)|      SLOW  |        11.785(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<30> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.475(R)|      SLOW  |        13.023(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.339(R)|      SLOW  |        13.398(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.446(R)|      SLOW  |        13.446(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        23.011(R)|      SLOW  |        13.378(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.689(R)|      SLOW  |        13.168(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.286(R)|      SLOW  |        13.763(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.179(R)|      SLOW  |        13.715(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.343(R)|      SLOW  |        13.830(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.628(R)|      SLOW  |        14.012(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.886(R)|      SLOW  |        12.385(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.663(R)|      SLOW  |        11.556(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.685(R)|      SLOW  |        11.591(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.882(R)|      SLOW  |        11.705(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.929(R)|      SLOW  |        11.733(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.845(R)|      SLOW  |        11.700(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        20.011(R)|      SLOW  |        11.820(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        20.022(R)|      SLOW  |        11.759(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.887(R)|      SLOW  |        11.685(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.979(R)|      SLOW  |        11.768(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.145(R)|      SLOW  |        11.888(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.512(R)|      SLOW  |        12.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.634(R)|      SLOW  |        12.183(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.502(R)|      SLOW  |        12.111(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.356(R)|      SLOW  |        12.008(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.321(R)|      SLOW  |        11.947(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.337(R)|      SLOW  |        11.982(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.145(R)|      SLOW  |        11.859(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.379(R)|      SLOW  |        12.021(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.918(R)|      SLOW  |        11.710(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.480(R)|      SLOW  |        11.487(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.660(R)|      SLOW  |        10.356(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.131(R)|      SLOW  |        11.236(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.978(R)|      SLOW  |        11.400(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.398(R)|      SLOW  |        11.184(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.832(R)|      SLOW  |        10.212(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.783(R)|      SLOW  |        11.488(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.236(R)|      SLOW  |        11.594(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.053(R)|      SLOW  |        10.778(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.695(R)|      SLOW  |        10.702(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.309(R)|      SLOW  |        10.660(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.449(R)|      SLOW  |        10.461(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.820(R)|      SLOW  |        11.353(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.171(R)|      SLOW  |        11.675(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.604(R)|      SLOW  |        12.667(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.529(R)|      SLOW  |        11.248(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.276(R)|      SLOW  |        11.145(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.623(R)|      SLOW  |        10.681(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.385(R)|      SLOW  |        10.463(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        19.003(R)|      SLOW  |        11.171(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.913(R)|      SLOW  |        10.532(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.188(R)|      SLOW  |         8.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.310(R)|      SLOW  |         8.898(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.127(R)|      SLOW  |         8.795(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.092(R)|      SLOW  |         8.775(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.227(R)|      SLOW  |        10.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.764(R)|      SLOW  |        11.076(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.982(R)|      SLOW  |        11.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.815(R)|      SLOW  |        11.132(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.552(R)|      SLOW  |        10.871(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.150(R)|      SLOW  |        11.329(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.213(R)|      SLOW  |        11.366(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.946(R)|      SLOW  |        11.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.455(R)|      SLOW  |        11.479(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.073(R)|      SLOW  |        10.679(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.118(R)|      SLOW  |        11.918(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.058(R)|      SLOW  |        10.061(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.444(R)|      SLOW  |         9.563(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.102(R)|      SLOW  |         8.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.134(R)|      SLOW  |         9.942(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.163(R)|      SLOW  |         8.782(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.613(R)|      SLOW  |        10.324(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.768(R)|      SLOW  |         9.341(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.045(R)|      SLOW  |         9.236(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.407(R)|      SLOW  |         9.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.116(R)|      SLOW  |         9.531(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        20.013(R)|      SLOW  |        10.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.982(R)|      SLOW  |        10.776(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.407(R)|      SLOW  |         9.242(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.813(R)|      SLOW  |        10.214(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.284(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.522(R)|      SLOW  |        10.168(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.465(R)|      SLOW  |        10.051(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.465(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.853(R)|      SLOW  |        10.312(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.853(R)|      SLOW  |        10.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.617(R)|      SLOW  |        10.215(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.356(R)|      SLOW  |        10.405(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.356(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.208(R)|      SLOW  |         9.879(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.208(R)|      SLOW  |         9.852(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.445(R)|      SLOW  |         9.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.445(R)|      SLOW  |         9.445(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.768(R)|      SLOW  |         9.249(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.045(R)|      SLOW  |         9.331(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.527(R)|      SLOW  |        10.368(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.527(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.522(R)|      SLOW  |        10.006(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.501(R)|      SLOW  |         9.922(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.503(R)|      SLOW  |        10.237(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.986(R)|      SLOW  |        10.160(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.203(R)|      SLOW  |        10.251(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.203(R)|      SLOW  |        10.122(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.487(R)|      SLOW  |        10.380(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        19.008(R)|      SLOW  |        11.162(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.617(R)|      SLOW  |         9.766(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.939(R)|      SLOW  |        10.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.404(R)|      SLOW  |         8.392(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.226(R)|      SLOW  |        10.658(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.071(R)|      SLOW  |         9.961(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.326(R)|      SLOW  |        10.854(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.170(R)|      SLOW  |        10.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.595(R)|      SLOW  |        10.277(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.983(R)|      SLOW  |        11.230(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.970(R)|      SLOW  |        10.545(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.298(R)|      SLOW  |        10.768(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.440(R)|      SLOW  |        10.869(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.407(R)|      SLOW  |        10.839(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.189(R)|      SLOW  |        11.326(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.124(R)|      SLOW  |        11.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.269(R)|      SLOW  |        11.344(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.847(R)|      SLOW  |         9.901(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.544(R)|      SLOW  |         8.474(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.310(R)|      SLOW  |         9.519(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.557(R)|      SLOW  |         9.677(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.471(R)|      SLOW  |        10.210(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.277(R)|      SLOW  |        10.513(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.277(R)|      SLOW  |        10.576(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.504(R)|      SLOW  |        10.713(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.504(R)|      SLOW  |        10.635(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.523(R)|      SLOW  |        10.390(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.216(R)|      SLOW  |        10.398(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.308(R)|      SLOW  |        10.499(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.847(R)|      SLOW  |        10.211(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.962(R)|      SLOW  |        10.021(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.962(R)|      SLOW  |         9.802(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.884(R)|      SLOW  |        10.167(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.884(R)|      SLOW  |        10.082(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.678(R)|      SLOW  |         9.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.878(R)|      SLOW  |         9.991(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.461(R)|      SLOW  |         9.437(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.745(R)|      SLOW  |         9.675(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.171(R)|      SLOW  |         8.997(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.171(R)|      SLOW  |         9.055(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.447(R)|      SLOW  |         9.261(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.809(R)|      SLOW  |         9.294(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.809(R)|      SLOW  |         8.996(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.065(R)|      SLOW  |         9.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.524(R)|      SLOW  |         9.183(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.524(R)|      SLOW  |         9.196(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.847(R)|      SLOW  |        10.336(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.435(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.613(R)|      SLOW  |        10.125(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.613(R)|      SLOW  |        10.107(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.611(R)|      SLOW  |        10.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.315(R)|      SLOW  |        10.106(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.315(R)|      SLOW  |        10.182(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.678(R)|      SLOW  |         9.478(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.833(R)|      SLOW  |         9.859(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.259(R)|      SLOW  |        12.009(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.833(R)|      SLOW  |        11.754(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.746(R)|      SLOW  |        12.445(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.302(R)|      SLOW  |        12.043(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.882(R)|      SLOW  |        12.095(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.035(R)|      SLOW  |        12.643(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.287(R)|      SLOW  |        11.890(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.308(R)|      SLOW  |        11.748(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.540(R)|      SLOW  |        12.682(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.805(R)|      SLOW  |        12.291(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.668(R)|      SLOW  |        10.801(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.954(R)|      SLOW  |        12.043(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.887(R)|      SLOW  |        11.256(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.042(R)|      SLOW  |        11.917(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.250(R)|      SLOW  |        11.392(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        22.017(R)|      SLOW  |        11.365(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.178(R)|      SLOW  |        11.769(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.508(R)|      SLOW  |        11.235(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock SW<31> to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
DYP1<0>      |        22.447(R)|      SLOW  |        13.012(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<1>      |        23.311(R)|      SLOW  |        13.387(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<2>      |        23.418(R)|      SLOW  |        13.435(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<3>      |        22.983(R)|      SLOW  |        13.367(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<4>      |        22.661(R)|      SLOW  |        13.157(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<5>      |        23.258(R)|      SLOW  |        13.752(R)|      FAST  |CLK_BUFG          |   0.000|
DYP1<6>      |        23.151(R)|      SLOW  |        13.704(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<2>      |        23.315(R)|      SLOW  |        13.819(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<3>      |        23.600(R)|      SLOW  |        14.001(R)|      FAST  |CLK_BUFG          |   0.000|
DYP2<4>      |        20.858(R)|      SLOW  |        12.374(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<1> |        19.635(R)|      SLOW  |        11.545(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<2> |        19.657(R)|      SLOW  |        11.580(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<3> |        19.854(R)|      SLOW  |        11.694(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<4> |        19.901(R)|      SLOW  |        11.722(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<5> |        19.817(R)|      SLOW  |        11.689(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<6> |        19.983(R)|      SLOW  |        11.809(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<7> |        19.994(R)|      SLOW  |        11.748(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<8> |        19.859(R)|      SLOW  |        11.674(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<9> |        19.951(R)|      SLOW  |        11.757(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<10>|        20.117(R)|      SLOW  |        11.877(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<11>|        20.484(R)|      SLOW  |        12.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<12>|        20.606(R)|      SLOW  |        12.172(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<13>|        20.474(R)|      SLOW  |        12.100(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<14>|        20.328(R)|      SLOW  |        11.997(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<15>|        20.293(R)|      SLOW  |        11.936(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<16>|        20.309(R)|      SLOW  |        11.971(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<17>|        20.117(R)|      SLOW  |        11.848(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<18>|        20.351(R)|      SLOW  |        12.010(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<19>|        19.890(R)|      SLOW  |        11.699(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<20>|        19.452(R)|      SLOW  |        11.476(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<21>|        17.632(R)|      SLOW  |        10.345(R)|      FAST  |CLK_BUFG          |   0.000|
FlashAddr<22>|        19.103(R)|      SLOW  |        11.225(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<0> |        19.950(R)|      SLOW  |        11.389(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<1> |        19.370(R)|      SLOW  |        11.173(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<2> |        17.804(R)|      SLOW  |        10.201(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<3> |        19.755(R)|      SLOW  |        11.477(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<4> |        21.208(R)|      SLOW  |        11.583(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<5> |        19.025(R)|      SLOW  |        10.767(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<6> |        18.667(R)|      SLOW  |        10.691(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<7> |        18.281(R)|      SLOW  |        10.649(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<8> |        18.421(R)|      SLOW  |        10.450(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<9> |        19.792(R)|      SLOW  |        11.342(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<10>|        20.143(R)|      SLOW  |        11.664(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<11>|        21.576(R)|      SLOW  |        12.656(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<12>|        19.501(R)|      SLOW  |        11.237(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<13>|        19.248(R)|      SLOW  |        11.134(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<14>|        18.595(R)|      SLOW  |        10.670(R)|      FAST  |CLK_BUFG          |   0.000|
FlashData<15>|        18.357(R)|      SLOW  |        10.452(R)|      FAST  |CLK_BUFG          |   0.000|
FlashOE      |        18.975(R)|      SLOW  |        11.160(R)|      FAST  |CLK_BUFG          |   0.000|
FlashWE      |        17.885(R)|      SLOW  |        10.521(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<0>  |        15.160(R)|      SLOW  |         8.832(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<1>  |        15.282(R)|      SLOW  |         8.887(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<2>  |        15.099(R)|      SLOW  |         8.784(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<3>  |        15.064(R)|      SLOW  |         8.764(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<4>  |        18.199(R)|      SLOW  |        10.847(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<5>  |        18.736(R)|      SLOW  |        11.065(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<6>  |        18.954(R)|      SLOW  |        11.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<7>  |        18.787(R)|      SLOW  |        11.121(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<8>  |        18.524(R)|      SLOW  |        10.860(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<9>  |        19.122(R)|      SLOW  |        11.318(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<10> |        19.185(R)|      SLOW  |        11.355(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<11> |        18.918(R)|      SLOW  |        11.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<12> |        19.427(R)|      SLOW  |        11.468(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<13> |        18.045(R)|      SLOW  |        10.668(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<14> |        20.090(R)|      SLOW  |        11.907(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<15> |        17.030(R)|      SLOW  |        10.050(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<16> |        16.416(R)|      SLOW  |         9.552(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<17> |        15.074(R)|      SLOW  |         8.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<18> |        17.106(R)|      SLOW  |         9.931(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Addr<19> |        15.135(R)|      SLOW  |         8.771(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<0>  |        19.585(R)|      SLOW  |        10.313(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<1>  |        22.740(R)|      SLOW  |         9.330(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<2>  |        22.017(R)|      SLOW  |         9.225(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<3>  |        22.379(R)|      SLOW  |         9.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<4>  |        23.088(R)|      SLOW  |         9.520(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<5>  |        19.985(R)|      SLOW  |        10.103(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<6>  |        18.954(R)|      SLOW  |        10.765(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<7>  |        22.379(R)|      SLOW  |         9.231(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<8>  |        20.785(R)|      SLOW  |        10.203(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<9>  |        20.256(R)|      SLOW  |        10.346(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<10> |        20.494(R)|      SLOW  |        10.157(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<11> |        19.437(R)|      SLOW  |        10.040(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<12> |        19.437(R)|      SLOW  |         9.744(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<13> |        21.825(R)|      SLOW  |        10.301(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<14> |        21.825(R)|      SLOW  |        10.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<15> |        21.589(R)|      SLOW  |        10.204(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<16> |        19.328(R)|      SLOW  |        10.394(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<17> |        19.328(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<18> |        19.180(R)|      SLOW  |         9.868(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<19> |        19.180(R)|      SLOW  |         9.841(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<20> |        21.417(R)|      SLOW  |         9.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<21> |        21.417(R)|      SLOW  |         9.434(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<22> |        22.740(R)|      SLOW  |         9.238(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<23> |        22.017(R)|      SLOW  |         9.320(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<24> |        21.499(R)|      SLOW  |        10.357(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<25> |        21.499(R)|      SLOW  |        10.441(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<26> |        20.494(R)|      SLOW  |         9.995(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<27> |        20.473(R)|      SLOW  |         9.911(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<28> |        20.475(R)|      SLOW  |        10.226(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<29> |        19.958(R)|      SLOW  |        10.149(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<30> |        20.175(R)|      SLOW  |        10.240(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1Data<31> |        20.175(R)|      SLOW  |        10.111(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1EN       |        17.459(R)|      SLOW  |        10.369(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1OE       |        18.980(R)|      SLOW  |        11.151(R)|      FAST  |CLK_BUFG          |   0.000|
Ram1WE       |        16.589(R)|      SLOW  |         9.755(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<0>  |        17.911(R)|      SLOW  |        10.456(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<1>  |        14.376(R)|      SLOW  |         8.381(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<2>  |        18.198(R)|      SLOW  |        10.647(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<3>  |        17.043(R)|      SLOW  |         9.950(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<4>  |        18.298(R)|      SLOW  |        10.843(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<5>  |        18.142(R)|      SLOW  |        10.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<6>  |        17.567(R)|      SLOW  |        10.266(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<7>  |        18.955(R)|      SLOW  |        11.219(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<8>  |        17.942(R)|      SLOW  |        10.534(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<9>  |        18.270(R)|      SLOW  |        10.757(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<10> |        18.412(R)|      SLOW  |        10.858(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<11> |        18.379(R)|      SLOW  |        10.828(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<12> |        19.161(R)|      SLOW  |        11.315(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<13> |        19.096(R)|      SLOW  |        11.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<14> |        19.241(R)|      SLOW  |        11.333(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<15> |        16.819(R)|      SLOW  |         9.890(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<16> |        14.516(R)|      SLOW  |         8.463(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<17> |        16.282(R)|      SLOW  |         9.508(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<18> |        16.529(R)|      SLOW  |         9.666(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Addr<19> |        17.443(R)|      SLOW  |        10.199(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<0>  |        22.249(R)|      SLOW  |        10.502(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<1>  |        22.249(R)|      SLOW  |        10.565(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<2>  |        22.476(R)|      SLOW  |        10.702(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<3>  |        22.476(R)|      SLOW  |        10.624(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<4>  |        22.495(R)|      SLOW  |        10.379(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<5>  |        22.188(R)|      SLOW  |        10.387(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<6>  |        22.280(R)|      SLOW  |        10.488(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<7>  |        21.819(R)|      SLOW  |        10.200(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<8>  |        21.934(R)|      SLOW  |        10.010(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<9>  |        21.934(R)|      SLOW  |         9.791(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<10> |        19.856(R)|      SLOW  |        10.156(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<11> |        19.856(R)|      SLOW  |        10.071(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<12> |        21.650(R)|      SLOW  |         9.554(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<13> |        19.850(R)|      SLOW  |         9.980(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<14> |        21.433(R)|      SLOW  |         9.426(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<15> |        21.717(R)|      SLOW  |         9.664(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<16> |        22.143(R)|      SLOW  |         8.986(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<17> |        22.143(R)|      SLOW  |         9.044(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<18> |        21.419(R)|      SLOW  |         9.250(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<19> |        21.781(R)|      SLOW  |         9.283(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<20> |        21.781(R)|      SLOW  |         8.985(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<21> |        21.037(R)|      SLOW  |         9.239(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<22> |        22.496(R)|      SLOW  |         9.172(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<23> |        22.496(R)|      SLOW  |         9.185(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<24> |        21.819(R)|      SLOW  |        10.325(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<25> |        21.407(R)|      SLOW  |        10.146(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<26> |        20.585(R)|      SLOW  |        10.114(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<27> |        20.585(R)|      SLOW  |        10.096(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<28> |        20.583(R)|      SLOW  |        10.110(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<29> |        20.287(R)|      SLOW  |        10.095(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<30> |        20.287(R)|      SLOW  |        10.171(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2Data<31> |        21.650(R)|      SLOW  |         9.467(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2EN       |        16.805(R)|      SLOW  |         9.848(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2OE       |        20.231(R)|      SLOW  |        11.998(R)|      FAST  |CLK_BUFG          |   0.000|
Ram2WE       |        19.805(R)|      SLOW  |        11.743(R)|      FAST  |CLK_BUFG          |   0.000|
led<0>       |        22.718(R)|      SLOW  |        12.434(R)|      FAST  |CLK_BUFG          |   0.000|
led<1>       |        23.274(R)|      SLOW  |        12.032(R)|      FAST  |CLK_BUFG          |   0.000|
led<2>       |        22.854(R)|      SLOW  |        12.084(R)|      FAST  |CLK_BUFG          |   0.000|
led<3>       |        24.007(R)|      SLOW  |        12.632(R)|      FAST  |CLK_BUFG          |   0.000|
led<4>       |        23.259(R)|      SLOW  |        11.879(R)|      FAST  |CLK_BUFG          |   0.000|
led<5>       |        22.280(R)|      SLOW  |        11.737(R)|      FAST  |CLK_BUFG          |   0.000|
led<6>       |        24.512(R)|      SLOW  |        12.671(R)|      FAST  |CLK_BUFG          |   0.000|
led<7>       |        24.777(R)|      SLOW  |        12.280(R)|      FAST  |CLK_BUFG          |   0.000|
led<8>       |        21.640(R)|      SLOW  |        10.790(R)|      FAST  |CLK_BUFG          |   0.000|
led<9>       |        23.926(R)|      SLOW  |        12.032(R)|      FAST  |CLK_BUFG          |   0.000|
led<10>      |        21.859(R)|      SLOW  |        11.245(R)|      FAST  |CLK_BUFG          |   0.000|
led<11>      |        23.014(R)|      SLOW  |        11.906(R)|      FAST  |CLK_BUFG          |   0.000|
led<12>      |        22.222(R)|      SLOW  |        11.381(R)|      FAST  |CLK_BUFG          |   0.000|
led<13>      |        21.989(R)|      SLOW  |        11.354(R)|      FAST  |CLK_BUFG          |   0.000|
led<14>      |        23.150(R)|      SLOW  |        11.758(R)|      FAST  |CLK_BUFG          |   0.000|
led<15>      |        22.480(R)|      SLOW  |        11.224(R)|      FAST  |CLK_BUFG          |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK11
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK11          |    4.052|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK50          |    1.474|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKh
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<15>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<16>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<17>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<18>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<19>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<20>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<21>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<23>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<24>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<25>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<26>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<27>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<28>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<29>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<30>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<31>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |   11.573|         |         |         |
SW<15>         |   11.573|         |         |         |
SW<16>         |   11.573|         |         |         |
SW<17>         |   11.573|         |         |         |
SW<18>         |   11.573|         |         |         |
SW<19>         |   11.573|         |         |         |
SW<20>         |   11.573|         |         |         |
SW<21>         |   11.573|         |         |         |
SW<22>         |   11.573|         |         |         |
SW<23>         |   11.573|         |         |         |
SW<24>         |   11.573|         |         |         |
SW<25>         |   11.573|         |         |         |
SW<26>         |   11.573|         |         |         |
SW<27>         |   11.573|         |         |         |
SW<28>         |   11.573|         |         |         |
SW<29>         |   11.573|         |         |         |
SW<30>         |   11.573|         |         |         |
SW<31>         |   11.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_txd
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKh           |         |         |    8.931|         |
SW<15>         |         |         |    8.931|         |
SW<16>         |         |         |    8.931|         |
SW<17>         |         |         |    8.931|         |
SW<18>         |         |         |    8.931|         |
SW<19>         |         |         |    8.931|         |
SW<20>         |         |         |    8.931|         |
SW<21>         |         |         |    8.931|         |
SW<22>         |         |         |    8.931|         |
SW<23>         |         |         |    8.931|         |
SW<24>         |         |         |    8.931|         |
SW<25>         |         |         |    8.931|         |
SW<26>         |         |         |    8.931|         |
SW<27>         |         |         |    8.931|         |
SW<28>         |         |         |    8.931|         |
SW<29>         |         |         |    8.931|         |
SW<30>         |         |         |    8.931|         |
SW<31>         |         |         |    8.931|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |led<0>         |   19.501|
SW<0>          |led<1>         |   19.452|
SW<0>          |led<2>         |   19.251|
SW<0>          |led<3>         |   19.946|
SW<0>          |led<4>         |   19.201|
SW<0>          |led<5>         |   18.893|
SW<0>          |led<6>         |   21.038|
SW<0>          |led<7>         |   21.464|
SW<0>          |led<8>         |   17.701|
SW<0>          |led<9>         |   20.155|
SW<0>          |led<10>        |   19.229|
SW<0>          |led<11>        |   19.884|
SW<0>          |led<12>        |   18.258|
SW<0>          |led<13>        |   18.571|
SW<0>          |led<14>        |   19.272|
SW<0>          |led<15>        |   18.807|
SW<1>          |led<0>         |   20.823|
SW<1>          |led<1>         |   20.814|
SW<1>          |led<2>         |   21.285|
SW<1>          |led<3>         |   21.541|
SW<1>          |led<4>         |   21.680|
SW<1>          |led<5>         |   21.252|
SW<1>          |led<6>         |   24.049|
SW<1>          |led<7>         |   22.248|
SW<1>          |led<8>         |   19.111|
SW<1>          |led<9>         |   22.114|
SW<1>          |led<10>        |   20.453|
SW<1>          |led<11>        |   19.747|
SW<1>          |led<12>        |   21.277|
SW<1>          |led<13>        |   21.231|
SW<1>          |led<14>        |   21.481|
SW<1>          |led<15>        |   21.426|
SW<2>          |led<0>         |   20.431|
SW<2>          |led<1>         |   20.527|
SW<2>          |led<2>         |   19.825|
SW<2>          |led<3>         |   21.607|
SW<2>          |led<4>         |   21.723|
SW<2>          |led<5>         |   20.736|
SW<2>          |led<6>         |   24.555|
SW<2>          |led<7>         |   21.985|
SW<2>          |led<8>         |   19.666|
SW<2>          |led<9>         |   23.043|
SW<2>          |led<10>        |   20.166|
SW<2>          |led<11>        |   20.629|
SW<2>          |led<12>        |   20.666|
SW<2>          |led<13>        |   20.618|
SW<2>          |led<14>        |   20.518|
SW<2>          |led<15>        |   19.804|
SW<3>          |led<0>         |   20.265|
SW<3>          |led<1>         |   20.293|
SW<3>          |led<2>         |   20.221|
SW<3>          |led<3>         |   20.237|
SW<3>          |led<4>         |   20.307|
SW<3>          |led<5>         |   19.701|
SW<3>          |led<6>         |   22.823|
SW<3>          |led<7>         |   21.727|
SW<3>          |led<8>         |   18.197|
SW<3>          |led<9>         |   21.100|
SW<3>          |led<10>        |   19.932|
SW<3>          |led<11>        |   20.641|
SW<3>          |led<12>        |   20.056|
SW<3>          |led<13>        |   19.799|
SW<3>          |led<14>        |   20.526|
SW<3>          |led<15>        |   20.099|
SW<4>          |led<0>         |   19.279|
SW<4>          |led<1>         |   19.375|
SW<4>          |led<2>         |   17.870|
SW<4>          |led<3>         |   18.893|
SW<4>          |led<4>         |   19.931|
SW<4>          |led<5>         |   18.873|
SW<4>          |led<6>         |   22.659|
SW<4>          |led<7>         |   20.809|
SW<4>          |led<8>         |   17.279|
SW<4>          |led<9>         |   19.747|
SW<4>          |led<10>        |   19.014|
SW<4>          |led<11>        |   19.258|
SW<4>          |led<12>        |   17.801|
SW<4>          |led<13>        |   17.554|
SW<4>          |led<14>        |   18.160|
SW<4>          |led<15>        |   17.273|
SW<5>          |led<0>         |   19.193|
SW<5>          |led<1>         |   19.289|
SW<5>          |led<2>         |   17.784|
SW<5>          |led<3>         |   18.807|
SW<5>          |led<4>         |   19.557|
SW<5>          |led<5>         |   18.585|
SW<5>          |led<6>         |   22.441|
SW<5>          |led<7>         |   20.723|
SW<5>          |led<8>         |   17.193|
SW<5>          |led<9>         |   19.835|
SW<5>          |led<10>        |   18.928|
SW<5>          |led<11>        |   19.809|
SW<5>          |led<12>        |   17.995|
SW<5>          |led<13>        |   17.694|
SW<5>          |led<14>        |   18.041|
SW<5>          |led<15>        |   17.184|
SW<6>          |led<0>         |   14.852|
SW<6>          |led<1>         |   14.209|
SW<6>          |led<2>         |   14.427|
SW<6>          |led<3>         |   15.071|
SW<6>          |led<4>         |   15.179|
SW<6>          |led<5>         |   13.730|
SW<6>          |led<6>         |   15.388|
SW<6>          |led<7>         |   14.954|
SW<6>          |led<8>         |   12.809|
SW<6>          |led<9>         |   14.670|
SW<6>          |led<10>        |   12.910|
SW<6>          |led<11>        |   14.121|
SW<6>          |led<12>        |   13.230|
SW<6>          |led<13>        |   13.672|
SW<6>          |led<14>        |   13.860|
SW<6>          |led<15>        |   13.144|
---------------+---------------+---------+


Analysis completed Fri Jul 17 17:09:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



