{"vcs1":{"timestamp_begin":1747554885.841553054, "rt":9.49, "ut":9.58, "st":0.64}}
{"vcselab":{"timestamp_begin":1747554895.406686264, "rt":0.38, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1747554895.845733568, "rt":0.47, "ut":0.19, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747554885.212596757}
{"VCS_COMP_START_TIME": 1747554885.212596757}
{"VCS_COMP_END_TIME": 1747554896.462811472}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489956}}
{"vcselab": {"peak_mem": 183884}}
