`timescale 1ns / 1ps
					
module PC_Counter(PC_Source, PC_reg_out, clk, rst, PC_reg_write_enable);
parameter SIZE = 32;
input [SIZE-1:0] PC_Source;
input clk, rst, PC_reg_write_enable;
output reg [SIZE-1:0] PC_reg_out;

always @(posedge clk)
begin
	if (rst)
		PC_reg_out <= 0;	// Clear output on reset
	else
	begin
		if (PC_reg_write_enable)
			PC_reg_out <= PC_Source;	// Latch the input on clk
		else
			PC_reg_out <= PC_reg_out;
	end
end
endmodule


//Zhou version
module PCCounter(PC_In, PC_Out, clk);
    parameter SIZE = 32;
    input [SIZE-1:0] PC_In;
    output [SIZE-1:0] PC_Out;
    reg [SIZE-1:0] PC_Out;
    input clk;

    always @(posedge clk)
    begin
	   PC_Out <= PC_In;	// Latch the input on clk
	
    end
endmodule
