$date
	Sun Oct 23 01:08:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#344219
b101 !
1"
#344222
b101 &
b101 %
1$
#344223
0"
#344226
b10000 &
b10000 %
#344230
b1000 &
b1000 %
#344234
b100 &
b100 %
#344238
b10 &
b10 %
#344242
b1 &
b1 %
1#
#344246
b0 &
0#
b0 %
0$
#1301862
b1101 &
b1101 %
1$
b1101 !
1"
#1301863
0"
#1301866
b101000 &
b101000 %
#1301870
b10100 &
b10100 %
#1301874
b1010 &
b1010 %
#1301878
b101 &
b101 %
#1301882
b10000 &
b10000 %
#1301886
b1000 &
b1000 %
#1301890
b100 &
b100 %
#1301894
b10 &
b10 %
#1301898
b1 &
b1 %
1#
#1301902
b0 &
0#
b0 %
0$
#2248564
b10100 !
1"
#2248566
b10100 &
b10100 %
1$
#2248567
0"
#2248570
b1010 &
b1010 %
#2248574
b101 &
b101 %
#2248578
b10000 &
b10000 %
#2248582
b1000 &
b1000 %
#2248586
b100 &
b100 %
#2248590
b10 &
b10 %
#2248594
b1 &
b1 %
1#
#2248598
b0 &
0#
b0 %
0$
#4500012
