#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 27 20:44:04 2022
# Process ID: 22292
# Current directory: C:/Users/DELL/Desktop/Group_26 Nano processor/Nano
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8468 C:\Users\DELL\Desktop\Group_26 Nano processor\Nano\Nano.xpr
# Log file: C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/vivado.log
# Journal file: C:/Users/DELL/Desktop/Group_26 Nano processor/Nano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/HP/Desktop/Nano_Final/Nano' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Final_Project_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Final_Project_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/AddSubUnit_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubUnit_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Bit_3_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bit_3_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Decorder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decorder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Decorder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decorder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Final_Project.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Final_Project
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Mux_2_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Mux_2_way_3_Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Mux_2_way_4_Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Mux_8_way_4_Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_ROM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sim_1/new/Final_Project_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Final_Project_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d93f699249d04ddabd0315212acef403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Final_Project_sim_behav xil_defaultlib.Final_Project_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_2_to_4 [decorder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_3_to_8 [decorder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit_4 [addsubunit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_adder [bit_3_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.Final_Project [final_project_default]
Compiling architecture behavioral of entity xil_defaultlib.final_project_sim
Built simulation snapshot Final_Project_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Final_Project_sim_behav -key {Behavioral:sim_1:Functional:Final_Project_sim} -tclbatch {Final_Project_sim.tcl} -view {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}
source Final_Project_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Final_Project_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 874.094 ; gain = 9.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Final_Project_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Final_Project_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d93f699249d04ddabd0315212acef403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Final_Project_sim_behav xil_defaultlib.Final_Project_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_2_to_4 [decorder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_3_to_8 [decorder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit_4 [addsubunit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_adder [bit_3_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.Final_Project [final_project_default]
Compiling architecture behavioral of entity xil_defaultlib.final_project_sim
Built simulation snapshot Final_Project_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Final_Project_sim_behav -key {Behavioral:sim_1:Functional:Final_Project_sim} -tclbatch {Final_Project_sim.tcl} -view {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}
source Final_Project_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Final_Project_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sim_1/new/TB_Mux_2_way_3_bit.vhd} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sim_1/new/TB_Mux_2_way_3_bit.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sim_1/new/TB_Program_counter.vhd} w ]
add_files -fileset sim_1 {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sim_1/new/TB_Program_counter.vhd}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Final_Project_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Final_Project_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d93f699249d04ddabd0315212acef403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Final_Project_sim_behav xil_defaultlib.Final_Project_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Final_Project_sim_behav -key {Behavioral:sim_1:Functional:Final_Project_sim} -tclbatch {Final_Project_sim.tcl} -view {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}
source Final_Project_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Final_Project_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Final_Project_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Final_Project_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d93f699249d04ddabd0315212acef403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Final_Project_sim_behav xil_defaultlib.Final_Project_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_2_to_4 [decorder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_3_to_8 [decorder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit_4 [addsubunit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_adder [bit_3_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.Final_Project [final_project_default]
Compiling architecture behavioral of entity xil_defaultlib.final_project_sim
Built simulation snapshot Final_Project_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Final_Project_sim_behav -key {Behavioral:sim_1:Functional:Final_Project_sim} -tclbatch {Final_Project_sim.tcl} -view {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}
source Final_Project_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Final_Project_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 918.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Final_Project_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Final_Project_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d93f699249d04ddabd0315212acef403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Final_Project_sim_behav xil_defaultlib.Final_Project_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_2_to_4 [decorder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decorder_3_to_8 [decorder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_Bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSubUnit_4 [addsubunit_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_to_1 [mux_2_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_Bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Bit_3_adder [bit_3_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_ROM [program_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.Final_Project [final_project_default]
Compiling architecture behavioral of entity xil_defaultlib.final_project_sim
Built simulation snapshot Final_Project_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Nano.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Final_Project_sim_behav -key {Behavioral:sim_1:Functional:Final_Project_sim} -tclbatch {Final_Project_sim.tcl} -view {{C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/DELL/Desktop/Group_26 Nano processor/Nano/Final_Project_sim_behav2.wcfg}
source Final_Project_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Final_Project_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 920.406 ; gain = 1.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 20:56:47 2022...
