
---------- Begin Simulation Statistics ----------
final_tick                                 7925084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59483                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811448                       # Number of bytes of host memory used
host_op_rate                                   112858                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   168.12                       # Real time elapsed on the host
host_tick_rate                               47140730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007925                       # Number of seconds simulated
sim_ticks                                  7925084000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11494604                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6939811                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.585017                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.585017                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    482166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   265094                       # number of floating regfile writes
system.cpu.idleCycles                         1511148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               199407                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2393515                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.443158                       # Inst execution rate
system.cpu.iew.exec_refs                      4671643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1734186                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  904038                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3168280                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1346                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14291                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1908944                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24668090                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2937457                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            297932                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22874296                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6749                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                425891                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 171076                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                435426                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3909                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       157486                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          41921                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25597041                       # num instructions consuming a value
system.cpu.iew.wb_count                      22665545                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.633899                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16225939                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.429988                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22771231                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32779693                       # number of integer regfile reads
system.cpu.int_regfile_writes                18051069                       # number of integer regfile writes
system.cpu.ipc                               0.630908                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.630908                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            379241      1.64%      1.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17856787     77.06%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14119      0.06%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6552      0.03%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               18934      0.08%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3747      0.02%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                35783      0.15%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     79.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                23044      0.10%     79.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60641      0.26%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4192      0.02%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              14      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              97      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             16      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2878125     12.42%     91.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1572073      6.78%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          123926      0.53%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         194803      0.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23172228                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  515713                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1002746                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       465880                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             763510                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      318732                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013755                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  250559     78.61%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    735      0.23%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    356      0.11%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   149      0.05%     79.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   44      0.01%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17607      5.52%     84.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19356      6.07%     90.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22615      7.10%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7307      2.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22596006                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60031954                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22199665                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29603177                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24662929                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23172228                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5161                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5694976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             32491                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3167                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6339662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14339021                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.616026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.227434                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7859088     54.81%     54.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1201208      8.38%     63.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1131463      7.89%     71.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1101187      7.68%     78.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              946261      6.60%     85.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              782205      5.46%     90.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              707760      4.94%     95.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              416888      2.91%     98.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              192961      1.35%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14339021                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.461955                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            153367                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           210415                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3168280                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1908944                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10077398                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         15850169                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          127701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          798                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       379841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          149                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       761060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            149                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3025451                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2289524                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            199933                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1171392                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1070493                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             91.386402                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  171027                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                264                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          169300                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              58658                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           110642                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        27775                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5603719                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            163721                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13508025                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.404581                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.376086                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8272773     61.24%     61.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1441332     10.67%     71.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          741698      5.49%     77.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1087293      8.05%     85.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          429541      3.18%     88.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          243567      1.80%     90.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170718      1.26%     91.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142624      1.06%     92.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          978479      7.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13508025                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        978479                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3955438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3955438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3973770                       # number of overall hits
system.cpu.dcache.overall_hits::total         3973770                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141876                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141876                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       142940                       # number of overall misses
system.cpu.dcache.overall_misses::total        142940                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3724889993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3724889993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3724889993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3724889993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4097314                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4097314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4116710                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4116710                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034627                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034722                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034722                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26254.546174                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26254.546174                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26059.115664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26059.115664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47245                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.701681                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64312                       # number of writebacks
system.cpu.dcache.writebacks::total             64312                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53045                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53045                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53045                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53045                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        88831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        88831                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89433                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89433                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2171138993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2171138993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2196833993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2196833993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021724                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24441.231023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24441.231023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24564.019914                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24564.019914                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88728                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2568950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2568950                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       119193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        119193                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2766353500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2766353500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2688143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2688143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23209.026537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23209.026537                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        52191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52191                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247520000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18619.145697                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18619.145697                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386488                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22683                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    958536493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    958536493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016097                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42257.924128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42257.924128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          854                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923618993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923618993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015491                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42311.557698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42311.557698                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19396                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19396                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054857                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          602                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          602                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25695000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25695000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031037                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031037                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42682.724252                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42682.724252                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.841923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4063396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.533348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.841923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8322660                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8322660                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7418672                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2659036                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3885742                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                204495                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 171076                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1072534                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 38212                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26118795                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                168404                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2936255                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1734541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12836                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1951                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7789320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14306757                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3025451                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1300178                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6325525                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  417432                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1840                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         13153                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          452                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2214821                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                109748                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14339021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.901346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.139257                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9957116     69.44%     69.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   217436      1.52%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   266720      1.86%     72.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   268704      1.87%     74.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   379687      2.65%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   331921      2.31%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   263291      1.84%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   284810      1.99%     83.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2369336     16.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14339021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190878                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.902625                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1904647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1904647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1904647                       # number of overall hits
system.cpu.icache.overall_hits::total         1904647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       310169                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         310169                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       310169                       # number of overall misses
system.cpu.icache.overall_misses::total        310169                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4900945494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4900945494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4900945494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4900945494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2214816                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2214816                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2214816                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2214816                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.140043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.140043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.140043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.140043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15800.887561                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15800.887561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15800.887561                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15800.887561                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5069                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               167                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.353293                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       291100                       # number of writebacks
system.cpu.icache.writebacks::total            291100                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        18370                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18370                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        18370                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18370                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       291799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       291799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       291799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       291799                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4329037998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4329037998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4329037998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4329037998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.131749                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.131749                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.131749                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.131749                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14835.684831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14835.684831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14835.684831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14835.684831                       # average overall mshr miss latency
system.cpu.icache.replacements                 291100                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1904647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1904647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       310169                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        310169                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4900945494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4900945494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2214816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2214816                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.140043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.140043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15800.887561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15800.887561                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        18370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18370                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       291799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       291799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4329037998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4329037998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.131749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.131749                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14835.684831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14835.684831                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.383729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2196445                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            291798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.527279                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.383729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994890                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994890                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4721430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4721430                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2217499                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         32692                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      215930                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  815711                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1159                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3909                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 499878                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6062                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7925084000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 171076                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7559220                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1555797                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4216                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3930069                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1118643                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25610210                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13864                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 163934                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 906289                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28485227                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63136929                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37579367                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    569693                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7025745                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     120                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  85                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    725356                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37052715                       # The number of ROB reads
system.cpu.rob.writes                        49989601                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               278909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                70890                       # number of demand (read+write) hits
system.l2.demand_hits::total                   349799                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              278909                       # number of overall hits
system.l2.overall_hits::.cpu.data               70890                       # number of overall hits
system.l2.overall_hits::total                  349799                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12684                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18350                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31034                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12684                       # number of overall misses
system.l2.overall_misses::.cpu.data             18350                       # number of overall misses
system.l2.overall_misses::total                 31034                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    935311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1303636500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2238948000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    935311500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1303636500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2238948000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           291593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89240                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               380833                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          291593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89240                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              380833                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.043499                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.205625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081490                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.043499                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.205625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081490                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73739.474929                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71042.861035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72145.002256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73739.474929                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71042.861035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72145.002256                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9978                       # number of writebacks
system.l2.writebacks::total                      9978                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18350                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18350                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    805927750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1116304250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1922232000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    805927750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1116304250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1922232000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.043499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.205625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081490                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.043499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.205625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.081490                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63538.926995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60834.019074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61939.550171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63538.926995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60834.019074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61939.550171                       # average overall mshr miss latency
system.l2.replacements                          22937                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64312                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       291020                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           291020                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       291020                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       291020                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              193                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  193                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          193                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              193                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10413                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11258                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11258                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    778068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     778068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.519496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.519496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69112.453366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69112.453366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    662991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    662991500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.519496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58890.699947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58890.699947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         278909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             278909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12684                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    935311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    935311500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       291593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         291593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.043499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.043499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73739.474929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73739.474929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    805927750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    805927750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.043499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.043499                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63538.926995                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63538.926995                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    525568500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    525568500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104959                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74107.233503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74107.233503                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    453312750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    453312750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104959                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63918.887479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63918.887479                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7919.422958                       # Cycle average of tags in use
system.l2.tags.total_refs                      760732                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.438048                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.437457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3642.085104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4255.900397                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.444590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5288                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6117201                       # Number of tag accesses
system.l2.tags.data_accesses                  6117201                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      9978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000984918500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9365                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9978                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31034                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9978                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.555740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.575798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    252.201468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           598     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.577371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.551162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.952761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              434     72.21%     72.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.83%     73.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              145     24.13%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      2.66%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1986176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               638592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    250.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7924389500                       # Total gap between requests
system.mem_ctrls.avgGap                     193221.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       811776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1171264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       637632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 102431217.132840469480                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147791998.166833311319                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80457443.731826677918                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18350                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         9978                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    387350500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    511231500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 181770888000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30538.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27860.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18217166.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       811776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1174400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1986176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       811776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       811776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       638592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       638592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12684                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31034                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         9978                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          9978                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    102431217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    148187704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        250618921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    102431217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    102431217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80578578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80578578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80578578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    102431217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    148187704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       331197499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30985                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9963                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          502                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          643                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          743                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               317613250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             154925000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          898582000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10250.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29000.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23093                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6107                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.53                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.30                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   223.057221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   141.707104                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.961473                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5157     43.91%     43.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3335     28.40%     72.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1206     10.27%     82.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          584      4.97%     87.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          328      2.79%     90.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          220      1.87%     92.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          180      1.53%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          117      1.00%     94.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          617      5.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1983040                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             637632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              250.223215                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.457444                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42133140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22386705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115182480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      24878520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 625088880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2174540310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1212040800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4216250835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.013394                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3129091750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4531572250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41747580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22181775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106050420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27128340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 625088880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2250622770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1147971360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4220791125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.586295                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2962159000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4698505000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19776                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9978                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12864                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11258                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11258                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19776                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        84910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        84910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  84910                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2624768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2624768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2624768                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31034                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23447000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38792500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            359367                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       291100                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21671                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21671                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        291799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67569                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       874491                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       267594                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1142085                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     37292288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9827328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47119616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23143                       # Total snoops (count)
system.tol2bus.snoopTraffic                    651776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           404169                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048450                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 403218     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    951      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             404169                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7925084000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          735942000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         437784325                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134003905                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
