# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 27
attribute \hdlname "sub_module"
attribute \dynports 1
attribute \src "dut.sv:52.5-57.7"
module $paramod\sub_module\DATA_WIDTH=s32'00000000000000000000000000100000\ADDR_WIDTH=s32'00000000000000000000000000010000\COUNTER_WIDTH=s32'00000000000000000000000000000101
  parameter \ADDR_WIDTH 16
  parameter \DATA_WIDTH 32
  parameter \COUNTER_WIDTH 5
  wire width 5 $0\counter
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 $auto$expression.cpp:382:import_operation$5
  wire $auto$rtlil.cc:3011:Eq$8
  attribute \src "dut.sv:65.38-65.41"
  wire input 1 \clk
  attribute \src "dut.sv:75.31-75.38"
  wire width 5 \counter
  attribute \src "dut.sv:67.38-67.45"
  wire width 50 input 3 \data_in
  attribute \src "dut.sv:68.38-68.46"
  wire width 50 output 4 \data_out
  attribute \src "dut.sv:66.38-66.43"
  wire input 2 \rst_n
  cell $add $auto$expression.cpp:396:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \counter
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y { $auto$expression.cpp:382:import_operation$5 [64:5] $0\counter }
  end
  cell $logic_not $auto$expression.cpp:470:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $auto$rtlil.cc:3011:Eq$8
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:77.5-97.8"
  cell $adff $procdff$21
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 5'00000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 5
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D $0\counter
    connect \Q \counter
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:77.5-97.8"
  cell $adff $procdff$26
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 50'00000000000000000000000000000000000000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 50
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \data_in
    connect \Q \data_out
  end
  attribute \full_case 1
  attribute \src "dut.sv:91.13-95.16"
  cell $mux $procmux$10
    parameter \WIDTH 1
    connect \A \data_in [1]
    connect \B 1'1
    connect \S $auto$rtlil.cc:3011:Eq$8
    connect \Y \data_out [0]
  end
  connect $auto$expression.cpp:382:import_operation$5 [4:0] $0\counter
end
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:25.1-59.10"
module \simple_package
  parameter \ADDR_WIDTH 16
  parameter \DATA_WIDTH 32
  attribute \src "dut.sv:30.38-30.44"
  wire width 50 input 3 \bus_in
  attribute \src "dut.sv:31.38-31.45"
  wire width 50 output 4 \bus_out
  attribute \src "dut.sv:28.38-28.41"
  wire input 1 \clk
  attribute \src "dut.sv:35.23-35.35"
  attribute \wiretype "\\my_pkg::bus_transaction_t"
  wire width 50 \internal_bus
  attribute \src "dut.sv:29.38-29.43"
  wire input 2 \rst_n
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:38.5-49.8"
  cell $adff $procdff$16
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 50'00000000000000000000000000000000000000000000000000
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 50
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \bus_in
    connect \Q { 32'00000000000000000000000000000000 \internal_bus [17:0] }
  end
  cell $paramod\sub_module\DATA_WIDTH=s32'00000000000000000000000000100000\ADDR_WIDTH=s32'00000000000000000000000000010000\COUNTER_WIDTH=s32'00000000000000000000000000000101 \sub_inst
    connect \clk \clk
    connect \data_in { 32'00000000000000000000000000000000 \internal_bus [17:0] }
    connect \data_out \bus_out
    connect \rst_n \rst_n
  end
  connect \internal_bus [49:18] 0
end
