module wideexpr_00152(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'sb10;
  assign y1 = (ctrl[0]?u7:{3{~|(s3)}});
  assign y2 = ($unsigned(((ctrl[1]?6'b111010:(ctrl[7]?4'sb0011:&(5'sb11010))))>(4'b1000)))^({2{(ctrl[1]?(ctrl[6]?s1:(ctrl[4]?(1'sb0)<<(2'b00):-(6'sb100010))):$signed({1{3'b011}}))}});
  assign y3 = ~&(s2);
  assign y4 = ((-((ctrl[4]?(s5)<=($signed(u7)):($signed(s6))==(6'sb000001))))+((s3)^~(s3)))>>>(s2);
  assign y5 = 4'sb1101;
  assign y6 = (3'sb010)>>>(((ctrl[3]?(+(s5))+(+(u1)):(ctrl[0]?(ctrl[5]?1'sb0:$signed((($signed(u1))^~(&(1'sb1)))<<((ctrl[5]?(4'b1001)>>(s5):$signed(5'b00111))))):(((s1)^~(s6))<<(s6))+((1'sb1)>>>((s7)>=(s1))))))<<(((ctrl[6]?(5'sb11001)|(((s3)<<<(s5))>>(((-(6'sb101100))>=(-(1'sb1)))>>>((ctrl[4]?(s6)<=(6'sb110011):(ctrl[2]?6'sb101101:3'b110))))):($signed({2{{1{(s3)-(s6)}}}}))-($signed(-(((u1)^~(s4))|({3{u4}}))))))==($signed((ctrl[2]?((ctrl[7]?+($unsigned(3'sb000)):2'sb11))<<(s5):$signed(1'sb1))))));
  assign y7 = s7;
endmodule
