This paper describes operational features of a timing simulator having performance characteristics between those of circuit analysis programs and conventional logic simulators.