<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m32r › include › asm › m32102.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m32102.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _M32102_H_</span>
<span class="cp">#define _M32102_H_</span>

<span class="cm">/*</span>
<span class="cm"> * Renesas M32R 32102 group</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2001  Hitoshi Yamamoto</span>
<span class="cm"> * Copyright (c) 2003, 2004  Renesas Technology Corp.</span>
<span class="cm"> */</span>

<span class="cm">/*======================================================================*</span>
<span class="cm"> * Special Function Register</span>
<span class="cm"> *======================================================================*/</span>
<span class="cp">#if !defined(CONFIG_CHIP_M32104)</span>
<span class="cp">#define M32R_SFR_OFFSET  (0x00E00000)  </span><span class="cm">/* 0x00E00000-0x00EFFFFF 1[MB] */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define M32R_SFR_OFFSET  (0x00700000)  </span><span class="cm">/* 0x00700000-0x007FFFFF 1[MB] */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Clock and Power Management registers.</span>
<span class="cm"> */</span>
<span class="cp">#define M32R_CPM_OFFSET          (0x000F4000+M32R_SFR_OFFSET)</span>

<span class="cp">#define M32R_CPM_CPUCLKCR_PORTL  (0x00+M32R_CPM_OFFSET)</span>
<span class="cp">#define M32R_CPM_CLKMOD_PORTL    (0x04+M32R_CPM_OFFSET)</span>
<span class="cp">#define M32R_CPM_PLLCR_PORTL     (0x08+M32R_CPM_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * DMA Controller registers.</span>
<span class="cm"> */</span>
<span class="cp">#define M32R_DMA_OFFSET		(0x000F8000+M32R_SFR_OFFSET)</span>

<span class="cp">#define M32R_DMAEN_PORTL	(0x000+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMAISTS_PORTL	(0x004+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMAEDET_PORTL	(0x008+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMAASTS_PORTL	(0x00c+M32R_DMA_OFFSET)</span>

<span class="cp">#define M32R_DMA0CR0_PORTL	(0x100+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0CR1_PORTL	(0x104+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0CSA_PORTL	(0x108+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0RSA_PORTL	(0x10c+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0CDA_PORTL	(0x110+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0RDA_PORTL	(0x114+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0CBCUT_PORTL	(0x118+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA0RBCUT_PORTL	(0x11c+M32R_DMA_OFFSET)</span>

<span class="cp">#define M32R_DMA1CR0_PORTL	(0x200+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1CR1_PORTL	(0x204+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1CSA_PORTL	(0x208+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1RSA_PORTL	(0x20c+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1CDA_PORTL	(0x210+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1RDA_PORTL	(0x214+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1CBCUT_PORTL	(0x218+M32R_DMA_OFFSET)</span>
<span class="cp">#define M32R_DMA1RBCUT_PORTL	(0x21c+M32R_DMA_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * Multi Function Timer registers.</span>
<span class="cm"> */</span>
<span class="cp">#define M32R_MFT_OFFSET        (0x000FC000+M32R_SFR_OFFSET)</span>

<span class="cp">#define M32R_MFTCR_PORTL       (0x000+M32R_MFT_OFFSET)  </span><span class="cm">/* MFT control */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTRPR_PORTL      (0x004+M32R_MFT_OFFSET)  </span><span class="cm">/* MFT real port */</span><span class="cp"></span>

<span class="cp">#define M32R_MFT0_OFFSET       (0x100+M32R_MFT_OFFSET)</span>
<span class="cp">#define M32R_MFT0MOD_PORTL     (0x00+M32R_MFT0_OFFSET)  </span><span class="cm">/* MFT0 mode */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT0BOS_PORTL     (0x04+M32R_MFT0_OFFSET)  </span><span class="cm">/* MFT0 b-port output status */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT0CUT_PORTL     (0x08+M32R_MFT0_OFFSET)  </span><span class="cm">/* MFT0 count */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT0RLD_PORTL     (0x0C+M32R_MFT0_OFFSET)  </span><span class="cm">/* MFT0 reload */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT0CMPRLD_PORTL  (0x10+M32R_MFT0_OFFSET)  </span><span class="cm">/* MFT0 compare reload */</span><span class="cp"></span>

<span class="cp">#define M32R_MFT1_OFFSET       (0x200+M32R_MFT_OFFSET)</span>
<span class="cp">#define M32R_MFT1MOD_PORTL     (0x00+M32R_MFT1_OFFSET)  </span><span class="cm">/* MFT1 mode */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT1BOS_PORTL     (0x04+M32R_MFT1_OFFSET)  </span><span class="cm">/* MFT1 b-port output status */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT1CUT_PORTL     (0x08+M32R_MFT1_OFFSET)  </span><span class="cm">/* MFT1 count */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT1RLD_PORTL     (0x0C+M32R_MFT1_OFFSET)  </span><span class="cm">/* MFT1 reload */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT1CMPRLD_PORTL  (0x10+M32R_MFT1_OFFSET)  </span><span class="cm">/* MFT1 compare reload */</span><span class="cp"></span>

<span class="cp">#define M32R_MFT2_OFFSET       (0x300+M32R_MFT_OFFSET)</span>
<span class="cp">#define M32R_MFT2MOD_PORTL     (0x00+M32R_MFT2_OFFSET)  </span><span class="cm">/* MFT2 mode */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT2BOS_PORTL     (0x04+M32R_MFT2_OFFSET)  </span><span class="cm">/* MFT2 b-port output status */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT2CUT_PORTL     (0x08+M32R_MFT2_OFFSET)  </span><span class="cm">/* MFT2 count */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT2RLD_PORTL     (0x0C+M32R_MFT2_OFFSET)  </span><span class="cm">/* MFT2 reload */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT2CMPRLD_PORTL  (0x10+M32R_MFT2_OFFSET)  </span><span class="cm">/* MFT2 compare reload */</span><span class="cp"></span>

<span class="cp">#define M32R_MFT3_OFFSET       (0x400+M32R_MFT_OFFSET)</span>
<span class="cp">#define M32R_MFT3MOD_PORTL     (0x00+M32R_MFT3_OFFSET)  </span><span class="cm">/* MFT3 mode */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT3BOS_PORTL     (0x04+M32R_MFT3_OFFSET)  </span><span class="cm">/* MFT3 b-port output status */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT3CUT_PORTL     (0x08+M32R_MFT3_OFFSET)  </span><span class="cm">/* MFT3 count */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT3RLD_PORTL     (0x0C+M32R_MFT3_OFFSET)  </span><span class="cm">/* MFT3 reload */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT3CMPRLD_PORTL  (0x10+M32R_MFT3_OFFSET)  </span><span class="cm">/* MFT3 compare reload */</span><span class="cp"></span>

<span class="cp">#define M32R_MFT4_OFFSET       (0x500+M32R_MFT_OFFSET)</span>
<span class="cp">#define M32R_MFT4MOD_PORTL     (0x00+M32R_MFT4_OFFSET)  </span><span class="cm">/* MFT4 mode */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT4BOS_PORTL     (0x04+M32R_MFT4_OFFSET)  </span><span class="cm">/* MFT4 b-port output status */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT4CUT_PORTL     (0x08+M32R_MFT4_OFFSET)  </span><span class="cm">/* MFT4 count */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT4RLD_PORTL     (0x0C+M32R_MFT4_OFFSET)  </span><span class="cm">/* MFT4 reload */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT4CMPRLD_PORTL  (0x10+M32R_MFT4_OFFSET)  </span><span class="cm">/* MFT4 compare reload */</span><span class="cp"></span>

<span class="cp">#define M32R_MFT5_OFFSET       (0x600+M32R_MFT_OFFSET)</span>
<span class="cp">#define M32R_MFT5MOD_PORTL     (0x00+M32R_MFT5_OFFSET)  </span><span class="cm">/* MFT4 mode */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT5BOS_PORTL     (0x04+M32R_MFT5_OFFSET)  </span><span class="cm">/* MFT4 b-port output status */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT5CUT_PORTL     (0x08+M32R_MFT5_OFFSET)  </span><span class="cm">/* MFT4 count */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT5RLD_PORTL     (0x0C+M32R_MFT5_OFFSET)  </span><span class="cm">/* MFT4 reload */</span><span class="cp"></span>
<span class="cp">#define M32R_MFT5CMPRLD_PORTL  (0x10+M32R_MFT5_OFFSET)  </span><span class="cm">/* MFT4 compare reload */</span><span class="cp"></span>

<span class="cp">#if (defined(CONFIG_CHIP_M32700) &amp;&amp; !defined(CONFIG_PLAT_MAPPI2)) \</span>
<span class="cp">	|| defined(CONFIG_CHIP_M32104)</span>
<span class="cp">#define M32R_MFTCR_MFT0MSK  (1UL&lt;&lt;31)  </span><span class="cm">/* b0 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT1MSK  (1UL&lt;&lt;30)  </span><span class="cm">/* b1 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT2MSK  (1UL&lt;&lt;29)  </span><span class="cm">/* b2 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT3MSK  (1UL&lt;&lt;28)  </span><span class="cm">/* b3 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT4MSK  (1UL&lt;&lt;27)  </span><span class="cm">/* b4 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT5MSK  (1UL&lt;&lt;26)  </span><span class="cm">/* b5 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT0EN   (1UL&lt;&lt;23)  </span><span class="cm">/* b8 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT1EN   (1UL&lt;&lt;22)  </span><span class="cm">/* b9 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT2EN   (1UL&lt;&lt;21)  </span><span class="cm">/* b10 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT3EN   (1UL&lt;&lt;20)  </span><span class="cm">/* b11 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT4EN   (1UL&lt;&lt;19)  </span><span class="cm">/* b12 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT5EN   (1UL&lt;&lt;18)  </span><span class="cm">/* b13 */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define M32R_MFTCR_MFT0MSK  (1UL&lt;&lt;15)  </span><span class="cm">/* b16 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT1MSK  (1UL&lt;&lt;14)  </span><span class="cm">/* b17 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT2MSK  (1UL&lt;&lt;13)  </span><span class="cm">/* b18 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT3MSK  (1UL&lt;&lt;12)  </span><span class="cm">/* b19 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT4MSK  (1UL&lt;&lt;11)  </span><span class="cm">/* b20 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT5MSK  (1UL&lt;&lt;10)  </span><span class="cm">/* b21 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT0EN   (1UL&lt;&lt;7)   </span><span class="cm">/* b24 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT1EN   (1UL&lt;&lt;6)   </span><span class="cm">/* b25 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT2EN   (1UL&lt;&lt;5)   </span><span class="cm">/* b26 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT3EN   (1UL&lt;&lt;4)   </span><span class="cm">/* b27 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT4EN   (1UL&lt;&lt;3)   </span><span class="cm">/* b28 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTCR_MFT5EN   (1UL&lt;&lt;2)   </span><span class="cm">/* b29 */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define M32R_MFTMOD_CC_MASK    (1UL&lt;&lt;15)  </span><span class="cm">/* b16 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_TCCR       (1UL&lt;&lt;13)  </span><span class="cm">/* b18 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_GTSEL000   (0UL&lt;&lt;8)   </span><span class="cm">/* b21-23 : 000 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_GTSEL001   (1UL&lt;&lt;8)   </span><span class="cm">/* b21-23 : 001 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_GTSEL010   (2UL&lt;&lt;8)   </span><span class="cm">/* b21-23 : 010 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_GTSEL011   (3UL&lt;&lt;8)   </span><span class="cm">/* b21-23 : 011 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_GTSEL110   (6UL&lt;&lt;8)   </span><span class="cm">/* b21-23 : 110 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_GTSEL111   (7UL&lt;&lt;8)   </span><span class="cm">/* b21-23 : 111 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CMSEL      (1UL&lt;&lt;3)   </span><span class="cm">/* b28 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CSSEL000   (0UL&lt;&lt;0)   </span><span class="cm">/* b29-b31 : 000 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CSSEL001   (1UL&lt;&lt;0)   </span><span class="cm">/* b29-b31 : 001 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CSSEL010   (2UL&lt;&lt;0)   </span><span class="cm">/* b29-b31 : 010 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CSSEL011   (3UL&lt;&lt;0)   </span><span class="cm">/* b29-b31 : 011 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CSSEL100   (4UL&lt;&lt;0)   </span><span class="cm">/* b29-b31 : 100 */</span><span class="cp"></span>
<span class="cp">#define M32R_MFTMOD_CSSEL110   (6UL&lt;&lt;0)   </span><span class="cm">/* b29-b31 : 110 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Serial I/O registers.</span>
<span class="cm"> */</span>
<span class="cp">#define M32R_SIO_OFFSET  (0x000FD000+M32R_SFR_OFFSET)</span>

<span class="cp">#define M32R_SIO0_CR_PORTL    (0x000+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_MOD0_PORTL  (0x004+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_MOD1_PORTL  (0x008+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_STS_PORTL   (0x00C+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_TRCR_PORTL  (0x010+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_BAUR_PORTL  (0x014+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_RBAUR_PORTL (0x018+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_TXB_PORTL   (0x01C+M32R_SIO_OFFSET)</span>
<span class="cp">#define M32R_SIO0_RXB_PORTL   (0x020+M32R_SIO_OFFSET)</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Control Unit registers.</span>
<span class="cm"> */</span>
<span class="cp">#define M32R_ICU_OFFSET       (0x000FF000+M32R_SFR_OFFSET)</span>
<span class="cp">#define M32R_ICU_ISTS_PORTL   (0x004+M32R_ICU_OFFSET)</span>
<span class="cp">#define M32R_ICU_IREQ0_PORTL  (0x008+M32R_ICU_OFFSET)</span>
<span class="cp">#define M32R_ICU_IREQ1_PORTL  (0x00C+M32R_ICU_OFFSET)</span>
<span class="cp">#define M32R_ICU_SBICR_PORTL  (0x018+M32R_ICU_OFFSET)</span>
<span class="cp">#define M32R_ICU_IMASK_PORTL  (0x01C+M32R_ICU_OFFSET)</span>
<span class="cp">#define M32R_ICU_CR1_PORTL    (0x200+M32R_ICU_OFFSET)  </span><span class="cm">/* INT0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR2_PORTL    (0x204+M32R_ICU_OFFSET)  </span><span class="cm">/* INT1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR3_PORTL    (0x208+M32R_ICU_OFFSET)  </span><span class="cm">/* INT2 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR4_PORTL    (0x20C+M32R_ICU_OFFSET)  </span><span class="cm">/* INT3 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR5_PORTL    (0x210+M32R_ICU_OFFSET)  </span><span class="cm">/* INT4 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR6_PORTL    (0x214+M32R_ICU_OFFSET)  </span><span class="cm">/* INT5 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR7_PORTL    (0x218+M32R_ICU_OFFSET)  </span><span class="cm">/* INT6 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR8_PORTL    (0x219+M32R_ICU_OFFSET)  </span><span class="cm">/* INT7 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR16_PORTL   (0x23C+M32R_ICU_OFFSET)  </span><span class="cm">/* MFT0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR17_PORTL   (0x240+M32R_ICU_OFFSET)  </span><span class="cm">/* MFT1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR18_PORTL   (0x244+M32R_ICU_OFFSET)  </span><span class="cm">/* MFT2 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR19_PORTL   (0x248+M32R_ICU_OFFSET)  </span><span class="cm">/* MFT3 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR20_PORTL   (0x24C+M32R_ICU_OFFSET)  </span><span class="cm">/* MFT4 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR21_PORTL   (0x250+M32R_ICU_OFFSET)  </span><span class="cm">/* MFT5 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR32_PORTL   (0x27C+M32R_ICU_OFFSET)  </span><span class="cm">/* DMA0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR33_PORTL   (0x280+M32R_ICU_OFFSET)  </span><span class="cm">/* DMA1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR48_PORTL   (0x2BC+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR49_PORTL   (0x2C0+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR50_PORTL   (0x2C4+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR51_PORTL   (0x2C8+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR52_PORTL   (0x2CC+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO2 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR53_PORTL   (0x2D0+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO2 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR54_PORTL   (0x2D4+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO3 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR55_PORTL   (0x2D8+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO3 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR56_PORTL   (0x2DC+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO4 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_CR57_PORTL   (0x2E0+M32R_ICU_OFFSET)  </span><span class="cm">/* SIO4 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#define M32R_ICU_IPICR0_PORTL (0x2dc+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR1_PORTL (0x2e0+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR2_PORTL (0x2e4+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI2 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR3_PORTL (0x2e8+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI3 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR4_PORTL (0x2ec+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI4 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR5_PORTL (0x2f0+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI5 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR6_PORTL (0x2f4+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI6 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICU_IPICR7_PORTL (0x2f8+M32R_ICU_OFFSET)  </span><span class="cm">/* IPI7 */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cp">#define M32R_ICUIMASK_IMSK0  (0UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Disable interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK1  (1UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0 interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK2  (2UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0,1 interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK3  (3UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0-2 interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK4  (4UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0-3 interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK5  (5UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0-4 interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK6  (6UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0-5 interrupt */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUIMASK_IMSK7  (7UL&lt;&lt;16)  </span><span class="cm">/* b13-b15: Enable level 0-6 interrupt */</span><span class="cp"></span>

<span class="cp">#define M32R_ICUCR_IEN      (1UL&lt;&lt;12)  </span><span class="cm">/* b19: Interrupt enable */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_IRQ      (1UL&lt;&lt;8)   </span><span class="cm">/* b23: Interrupt request */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ISMOD00  (0UL&lt;&lt;4)   </span><span class="cm">/* b26-b27: Interrupt sense mode Edge HtoL */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ISMOD01  (1UL&lt;&lt;4)   </span><span class="cm">/* b26-b27: Interrupt sense mode Level L */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ISMOD10  (2UL&lt;&lt;4)   </span><span class="cm">/* b26-b27: Interrupt sense mode Edge LtoH*/</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ISMOD11  (3UL&lt;&lt;4)   </span><span class="cm">/* b26-b27: Interrupt sense mode Level H */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL0  (0UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 0 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL1  (1UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 1 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL2  (2UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 2 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL3  (3UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 3 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL4  (4UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 4 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL5  (5UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 5 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL6  (6UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Interrupt priority level 6 */</span><span class="cp"></span>
<span class="cp">#define M32R_ICUCR_ILEVEL7  (7UL&lt;&lt;0)   </span><span class="cm">/* b29-b31: Disable interrupt */</span><span class="cp"></span>

<span class="cp">#define M32R_IRQ_INT0    (1)   </span><span class="cm">/* INT0 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_INT1    (2)   </span><span class="cm">/* INT1 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_INT2    (3)   </span><span class="cm">/* INT2 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_INT3    (4)   </span><span class="cm">/* INT3 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_INT4    (5)   </span><span class="cm">/* INT4 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_INT5    (6)   </span><span class="cm">/* INT5 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_INT6    (7)   </span><span class="cm">/* INT6 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_MFT0    (16)  </span><span class="cm">/* MFT0 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_MFT1    (17)  </span><span class="cm">/* MFT1 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_MFT2    (18)  </span><span class="cm">/* MFT2 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_MFT3    (19)  </span><span class="cm">/* MFT3 */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_CHIP_M32104</span>
<span class="cp">#define M32R_IRQ_MFTX0   (24)  </span><span class="cm">/* MFTX0 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_MFTX1   (25)  </span><span class="cm">/* MFTX1 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_DMA0    (32)  </span><span class="cm">/* DMA0 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_DMA1    (33)  </span><span class="cm">/* DMA1 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_DMA2    (34)  </span><span class="cm">/* DMA2 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_DMA3    (35)  </span><span class="cm">/* DMA3 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO0_R  (40)  </span><span class="cm">/* SIO0 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO0_S  (41)  </span><span class="cm">/* SIO0 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO1_R  (42)  </span><span class="cm">/* SIO1 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO1_S  (43)  </span><span class="cm">/* SIO1 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO2_R  (44)  </span><span class="cm">/* SIO2 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO2_S  (45)  </span><span class="cm">/* SIO2 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO3_R  (46)  </span><span class="cm">/* SIO3 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO3_S  (47)  </span><span class="cm">/* SIO3 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_ADC     (56)  </span><span class="cm">/* ADC */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_PC      (57)  </span><span class="cm">/* PC */</span><span class="cp"></span>
<span class="cp">#else </span><span class="cm">/* ! M32104 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_DMA0    (32)  </span><span class="cm">/* DMA0 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_DMA1    (33)  </span><span class="cm">/* DMA1 */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO0_R  (48)  </span><span class="cm">/* SIO0 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO0_S  (49)  </span><span class="cm">/* SIO0 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO1_R  (50)  </span><span class="cm">/* SIO1 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO1_S  (51)  </span><span class="cm">/* SIO1 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO2_R  (52)  </span><span class="cm">/* SIO2 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO2_S  (53)  </span><span class="cm">/* SIO2 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO3_R  (54)  </span><span class="cm">/* SIO3 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO3_S  (55)  </span><span class="cm">/* SIO3 receive */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO4_R  (56)  </span><span class="cm">/* SIO4 send    */</span><span class="cp"></span>
<span class="cp">#define M32R_IRQ_SIO4_S  (57)  </span><span class="cm">/* SIO4 receive */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* ! M32104 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp">#define M32R_IRQ_IPI0    (56)</span>
<span class="cp">#define M32R_IRQ_IPI1    (57)</span>
<span class="cp">#define M32R_IRQ_IPI2    (58)</span>
<span class="cp">#define M32R_IRQ_IPI3    (59)</span>
<span class="cp">#define M32R_IRQ_IPI4    (60)</span>
<span class="cp">#define M32R_IRQ_IPI5    (61)</span>
<span class="cp">#define M32R_IRQ_IPI6    (62)</span>
<span class="cp">#define M32R_IRQ_IPI7    (63)</span>
<span class="cp">#define M32R_CPUID_PORTL (0xffffffe0)</span>

<span class="cp">#define M32R_FPGA_TOP (0x000F0000+M32R_SFR_OFFSET)</span>

<span class="cp">#define M32R_FPGA_NUM_OF_CPUS_PORTL (0x00+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_CPU_NAME0_PORTL   (0x10+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_CPU_NAME1_PORTL   (0x14+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_CPU_NAME2_PORTL   (0x18+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_CPU_NAME3_PORTL   (0x1c+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_MODEL_ID0_PORTL   (0x20+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_MODEL_ID1_PORTL   (0x24+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_MODEL_ID2_PORTL   (0x28+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_MODEL_ID3_PORTL   (0x2c+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_VERSION0_PORTL    (0x30+M32R_FPGA_TOP)</span>
<span class="cp">#define M32R_FPGA_VERSION1_PORTL    (0x34+M32R_FPGA_TOP)</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icucr</span><span class="p">;</span>	<span class="cm">/* ICU Control Register */</span>
<span class="p">}</span> <span class="n">icu_data_t</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _M32102_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
