<profile>

<section name = "Vivado HLS Report for 'mmcpy_outputport1'" level="0">
<item name = "Date">Thu Jul 29 20:17:51 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Yolo_demo</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 263, 1, 263, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.Output.output_tmp.gep">0, 256, 3, 1, 1, 0 ~ 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 87</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 116</column>
<column name="Register">-, -, 88, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_next_fu_180_p2">+, 0, 0, 15, 8, 1</column>
<column name="sum_fu_155_p2">+, 0, 0, 40, 33, 33</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="enable_fu_141_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="exitcond_fu_175_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Output_r_blk_n_AW">9, 2, 1, 2</column>
<column name="Output_r_blk_n_B">9, 2, 1, 2</column>
<column name="Output_r_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_Output_r_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_Output_r_WREADY">9, 2, 1, 2</column>
<column name="indvar_reg_130">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Output_addr_reg_201">32, 0, 32, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_Output_r_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_Output_r_WREADY">1, 0, 1, 0</column>
<column name="enable_reg_197">1, 0, 1, 0</column>
<column name="exitcond_reg_207">1, 0, 1, 0</column>
<column name="exitcond_reg_207_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_reg_130">8, 0, 8, 0</column>
<column name="output_tmp_load_reg_221">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mmcpy_outputport1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mmcpy_outputport1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mmcpy_outputport1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mmcpy_outputport1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mmcpy_outputport1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mmcpy_outputport1, return value</column>
<column name="m_axi_Output_r_AWVALID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWREADY">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWADDR">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWLEN">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWSIZE">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWBURST">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWLOCK">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWCACHE">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWPROT">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWQOS">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWREGION">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_AWUSER">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WVALID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WREADY">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WDATA">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WSTRB">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WLAST">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_WUSER">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARVALID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARREADY">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARADDR">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARID">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARLEN">out, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARSIZE">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARBURST">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARLOCK">out, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARCACHE">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARPROT">out, 3, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARQOS">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARREGION">out, 4, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_ARUSER">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RVALID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RREADY">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RDATA">in, 32, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RLAST">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RUSER">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_RRESP">in, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BVALID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BREADY">out, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BRESP">in, 2, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BID">in, 1, m_axi, Output_r, pointer</column>
<column name="m_axi_Output_r_BUSER">in, 1, m_axi, Output_r, pointer</column>
<column name="Output_offset">in, 30, ap_none, Output_offset, scalar</column>
<column name="output_tmp_address0">out, 8, ap_memory, output_tmp, array</column>
<column name="output_tmp_ce0">out, 1, ap_memory, output_tmp, array</column>
<column name="output_tmp_q0">in, 32, ap_memory, output_tmp, array</column>
<column name="tm_V_2">in, 6, ap_none, tm_V_2, scalar</column>
<column name="mLoop_V">in, 6, ap_none, mLoop_V, scalar</column>
<column name="OutputOffset">in, 32, ap_none, OutputOffset, scalar</column>
<column name="OutputLength">in, 8, ap_none, OutputLength, scalar</column>
</table>
</item>
</section>
</profile>
