// Seed: 1572910470
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_12 = 1'b0 ? id_3 : 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(1'b0) $display(1, id_9++);
  wire id_12 = id_3;
  always @(posedge id_9 or id_4) begin
    id_9 <= 1;
    id_8 = 1'd0;
  end
  wire id_13;
  module_0(
      id_12,
      id_5,
      id_13,
      id_3,
      id_12,
      id_13,
      id_7,
      id_13,
      id_11,
      id_12,
      id_10,
      id_13,
      id_13,
      id_8,
      id_8,
      id_13,
      id_12,
      id_7,
      id_12,
      id_7,
      id_13,
      id_10
  );
  wire id_14;
endmodule
