Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri May 13 14:20:43 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DMB1_wrapper_timing_summary_routed.rpt -rpx DMB1_wrapper_timing_summary_routed.rpx
| Design       : DMB1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2227 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.306        0.000                      0                 6400        0.022        0.000                      0                 6400        3.000        0.000                       0                  2529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                      {0.000 5.000}      10.000          100.000         
  clk_out1_DMB1_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
  clkfbout_DMB1_clk_wiz_1_0              {0.000 5.000}      10.000          100.000         
sys_clk_pin                              {0.000 5.000}      10.000          100.000         
  clk_out1_DMB1_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         
  clkfbout_DMB1_clk_wiz_1_0_1            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK         13.506        0.000                      0                  244        0.078        0.000                      0                  244       15.686        0.000                       0                   255  
DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       12.083        0.000                      0                   48        0.262        0.000                      0                   48       16.166        0.000                       0                    41  
clk                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_DMB1_clk_wiz_1_0                    1.306        0.000                      0                 6106        0.097        0.000                      0                 6106        3.750        0.000                       0                  2229  
  clkfbout_DMB1_clk_wiz_1_0                                                                                                                                                                7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_DMB1_clk_wiz_1_0_1                  1.307        0.000                      0                 6106        0.097        0.000                      0                 6106        3.750        0.000                       0                  2229  
  clkfbout_DMB1_clk_wiz_1_0_1                                                                                                                                                              7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DMB1_clk_wiz_1_0_1  clk_out1_DMB1_clk_wiz_1_0          1.306        0.000                      0                 6106        0.022        0.000                      0                 6106  
clk_out1_DMB1_clk_wiz_1_0    clk_out1_DMB1_clk_wiz_1_0_1        1.306        0.000                      0                 6106        0.022        0.000                      0                 6106  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE       14.302        0.000                      0                    2        0.606        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  To Clock:  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.506ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 0.704ns (24.292%)  route 2.194ns (75.708%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.271ns = ( 19.937 - 16.667 ) 
    Source Clock Delay      (SCD):    3.672ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640     3.672    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X33Y98         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.456     4.128 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           1.138     5.266    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in
    SLICE_X35Y100        LUT6 (Prop_lut6_I3_O)        0.124     5.390 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2/O
                         net (fo=1, routed)           0.433     5.823    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_2_n_0
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.124     5.947 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE_i_1/O
                         net (fo=1, routed)           0.623     6.570    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.518    19.937    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
                         clock pessimism              0.376    20.313    
                         clock uncertainty           -0.035    20.278    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.202    20.076    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE
  -------------------------------------------------------------------
                         required time                         20.076    
                         arrival time                          -6.570    
  -------------------------------------------------------------------
                         slack                                 13.506    

Slack (MET) :             13.801ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.815ns  (logic 0.707ns (25.111%)  route 2.108ns (74.889%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.595    23.030    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X29Y90         LUT3 (Prop_lut3_I2_O)        0.124    23.154 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.154    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X29Y90         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.516    36.602    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y90         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]/C
                         clock pessimism              0.359    36.961    
                         clock uncertainty           -0.035    36.925    
    SLICE_X29Y90         FDCE (Setup_fdce_C_D)        0.029    36.954    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.954    
                         arrival time                         -23.154    
  -------------------------------------------------------------------
                         slack                                 13.801    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.514ns  (logic 0.707ns (28.120%)  route 1.807ns (71.880%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 36.603 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.293    22.728    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y93         LUT4 (Prop_lut4_I2_O)        0.124    22.852 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.852    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X31Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.517    36.603    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]/C
                         clock pessimism              0.376    36.979    
                         clock uncertainty           -0.035    36.943    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.029    36.972    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.138ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.542ns  (logic 0.735ns (28.912%)  route 1.807ns (71.088%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 36.603 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.293    22.728    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y93         LUT5 (Prop_lut5_I3_O)        0.152    22.880 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.880    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X31Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.517    36.603    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]/C
                         clock pessimism              0.376    36.979    
                         clock uncertainty           -0.035    36.943    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.075    37.018    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -22.880    
  -------------------------------------------------------------------
                         slack                                 14.138    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.407ns  (logic 0.707ns (29.376%)  route 1.700ns (70.624%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.186    22.621    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y92         LUT3 (Prop_lut3_I1_O)        0.124    22.745 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.745    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X31Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.516    36.602    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.029    36.971    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             14.246ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.433ns  (logic 0.733ns (30.131%)  route 1.700ns (69.869%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 36.602 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.186    22.621    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y92         LUT4 (Prop_lut4_I2_O)        0.150    22.771 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.771    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X31Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.516    36.602    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
                         clock pessimism              0.376    36.978    
                         clock uncertainty           -0.035    36.942    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.075    37.017    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -22.771    
  -------------------------------------------------------------------
                         slack                                 14.246    

Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.289ns  (logic 0.707ns (30.884%)  route 1.582ns (69.116%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 36.603 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.068    22.503    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y93         LUT6 (Prop_lut6_I4_O)        0.124    22.627 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.627    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X31Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.517    36.603    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]/C
                         clock pessimism              0.376    36.979    
                         clock uncertainty           -0.035    36.943    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.031    36.974    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.974    
                         arrival time                         -22.627    
  -------------------------------------------------------------------
                         slack                                 14.347    

Slack (MET) :             14.493ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.037ns  (logic 0.707ns (34.711%)  route 1.330ns (65.289%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.593 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.542    21.339    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124    21.463 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2/O
                         net (fo=1, routed)           0.788    22.251    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_2_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.375 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.375    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.508    36.593    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X31Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg/C
                         clock pessimism              0.279    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.031    36.868    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.868    
                         arrival time                         -22.375    
  -------------------------------------------------------------------
                         slack                                 14.493    

Slack (MET) :             14.710ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.818ns  (logic 0.707ns (38.896%)  route 1.111ns (61.104%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 36.593 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.537    21.334    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X31Y100        LUT6 (Prop_lut6_I2_O)        0.124    21.458 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2/O
                         net (fo=1, routed)           0.573    22.032    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_2_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I1_O)        0.124    22.156 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.156    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_i_1_n_0
    SLICE_X31Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.508    36.593    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X31Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg/C
                         clock pessimism              0.279    36.872    
                         clock uncertainty           -0.035    36.837    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)        0.029    36.866    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.866    
                         arrival time                         -22.156    
  -------------------------------------------------------------------
                         slack                                 14.710    

Slack (MET) :             14.780ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C
                            (falling edge-triggered cell FDRE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.856ns  (logic 0.707ns (38.092%)  route 1.149ns (61.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.270ns = ( 36.603 - 33.333 ) 
    Source Clock Delay      (SCD):    3.672ns = ( 20.338 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.640    20.338    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X32Y99         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.459    20.797 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Q
                         net (fo=5, routed)           0.514    21.311    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.124    21.435 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.635    22.070    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X32Y94         LUT2 (Prop_lut2_I0_O)        0.124    22.194 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.194    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X32Y94         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         1.517    36.603    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y94         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]/C
                         clock pessimism              0.376    36.979    
                         clock uncertainty           -0.035    36.943    
    SLICE_X32Y94         FDCE (Setup_fdce_C_D)        0.031    36.974    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.974    
                         arrival time                         -22.194    
  -------------------------------------------------------------------
                         slack                                 14.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.916%)  route 0.252ns (64.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.569     1.371    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X35Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     1.512 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.252     1.763    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X35Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.838     1.764    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X35Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                         clock pessimism             -0.124     1.640    
    SLICE_X35Y100        FDCE (Hold_fdce_C_D)         0.046     1.686    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.561     1.363    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y88         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.099     1.603    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[11]
    SLICE_X50Y88         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.831     1.757    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X50Y88         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
                         clock pessimism             -0.381     1.376    
    SLICE_X50Y88         FDCE (Hold_fdce_C_D)         0.085     1.461    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.634%)  route 0.112ns (44.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.566     1.368    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.112     1.621    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[24]
    SLICE_X45Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.835     1.761    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X45Y92         FDCE (Hold_fdce_C_D)         0.070     1.453    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.568     1.370    DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X31Y102        FDPE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDPE (Prop_fdpe_C_Q)         0.128     1.498 r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.614    DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[25]
    SLICE_X30Y102        SRL16E                                       r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.838     1.765    DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X30Y102        SRL16E                                       r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.382     1.383    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.446    DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.568     1.370    DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X31Y102        FDPE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDPE (Prop_fdpe_C_Q)         0.128     1.498 r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.614    DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg_n_0_[30]
    SLICE_X30Y102        SRL16E                                       r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.838     1.765    DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]_0
    SLICE_X30Y102        SRL16E                                       r  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.382     1.383    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.445    DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.566     1.368    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141     1.509 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.113     1.622    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[22]
    SLICE_X44Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.835     1.761    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[21]/C
                         clock pessimism             -0.378     1.383    
    SLICE_X44Y92         FDCE (Hold_fdce_C_D)         0.070     1.453    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.569     1.371    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Dbg_Clk
    SLICE_X33Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y95         FDCE (Prop_fdce_C_Q)         0.141     1.512 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.116     1.628    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X33Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.840     1.766    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y93         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]/C
                         clock pessimism             -0.379     1.387    
    SLICE_X33Y93         FDCE (Hold_fdce_C_D)         0.071     1.458    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.561     1.363    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y88         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDCE (Prop_fdce_C_Q)         0.141     1.504 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.121     1.625    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[7]
    SLICE_X51Y87         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.829     1.755    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y87         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.378     1.377    
    SLICE_X51Y87         FDCE (Hold_fdce_C_D)         0.072     1.449    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.441%)  route 0.127ns (43.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.567     1.369    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X34Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164     1.533 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_reg[14]/Q
                         net (fo=3, routed)           0.127     1.659    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X33Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.838     1.765    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/PORT_Selector_reg[0]
    SLICE_X33Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]/C
                         clock pessimism             -0.358     1.407    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.075     1.482    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.298%)  route 0.127ns (43.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.563     1.365    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDCE (Prop_fdce_C_Q)         0.164     1.529 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.127     1.656    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg_n_0_[3]
    SLICE_X45Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DMB1_i/mdm_1/U0/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/O
                         net (fo=254, routed)         0.835     1.761    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y92         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.358     1.403    
    SLICE_X45Y92         FDCE (Hold_fdce_C_D)         0.072     1.475    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  DMB1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X30Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y102  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X30Y102  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[11]_MDM_Core_I1_Config_Reg_reg_c_12/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X31Y92   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X50Y88   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X51Y88   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X51Y88   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X50Y88   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X50Y88   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/shift_datain_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y102  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[12]_srl13_MDM_Core_I1_Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y102  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[28]_srl2_MDM_Core_I1_Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y102  DMB1_i/mdm_1/U0/MDM_Core_I1/Config_Reg_reg[5]_srl4_MDM_Core_I1_Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y93   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y92   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y81   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y94   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y93   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X30Y90   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_7/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y92   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.083ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.230ns  (logic 1.061ns (25.082%)  route 3.169ns (74.918%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 36.723 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.013    24.701    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y94         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.515    36.723    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y94         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg/C
                         clock pessimism              0.302    37.025    
                         clock uncertainty           -0.035    36.990    
    SLICE_X41Y94         FDCE (Setup_fdce_C_CE)      -0.205    36.785    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -24.701    
  -------------------------------------------------------------------
                         slack                                 12.083    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.222ns  (logic 1.061ns (25.131%)  route 3.161ns (74.869%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.720 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.004    24.693    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X43Y94         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.720    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y94         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
                         clock pessimism              0.302    37.022    
                         clock uncertainty           -0.035    36.987    
    SLICE_X43Y94         FDCE (Setup_fdce_C_CE)      -0.205    36.782    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.782    
                         arrival time                         -24.693    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.105ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.212ns  (logic 1.061ns (25.190%)  route 3.151ns (74.810%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 36.726 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.712    23.968    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    24.092 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.591    24.683    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X33Y97         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    36.726    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y97         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]/C
                         clock pessimism              0.302    37.028    
                         clock uncertainty           -0.035    36.993    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    36.788    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                         -24.683    
  -------------------------------------------------------------------
                         slack                                 12.105    

Slack (MET) :             12.105ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.212ns  (logic 1.061ns (25.190%)  route 3.151ns (74.810%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 36.726 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.712    23.968    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    24.092 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg[0]_i_1/O
                         net (fo=2, routed)           0.591    24.683    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X33Y97         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    36.726    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y97         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]/C
                         clock pessimism              0.302    37.028    
                         clock uncertainty           -0.035    36.993    
    SLICE_X33Y97         FDCE (Setup_fdce_C_CE)      -0.205    36.788    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.788    
                         arrival time                         -24.683    
  -------------------------------------------------------------------
                         slack                                 12.105    

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.089ns  (logic 1.061ns (25.946%)  route 3.028ns (74.054%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.390ns = ( 36.723 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.872    24.560    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.515    36.723    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]/C
                         clock pessimism              0.302    37.025    
                         clock uncertainty           -0.035    36.990    
    SLICE_X41Y95         FDCE (Setup_fdce_C_CE)      -0.205    36.785    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -24.560    
  -------------------------------------------------------------------
                         slack                                 12.224    

Slack (MET) :             12.262ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.053ns  (logic 1.061ns (26.179%)  route 2.992ns (73.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.391ns = ( 36.724 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.835    24.524    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X41Y97         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.516    36.724    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X41Y97         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg/C
                         clock pessimism              0.302    37.026    
                         clock uncertainty           -0.035    36.991    
    SLICE_X41Y97         FDCE (Setup_fdce_C_CE)      -0.205    36.786    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.786    
                         arrival time                         -24.524    
  -------------------------------------------------------------------
                         slack                                 12.262    

Slack (MET) :             12.405ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.942ns  (logic 1.061ns (26.916%)  route 2.881ns (73.084%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.720 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.724    24.413    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.720    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]/C
                         clock pessimism              0.302    37.022    
                         clock uncertainty           -0.035    36.987    
    SLICE_X42Y95         FDCE (Setup_fdce_C_CE)      -0.169    36.818    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -24.413    
  -------------------------------------------------------------------
                         slack                                 12.405    

Slack (MET) :             12.405ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.942ns  (logic 1.061ns (26.916%)  route 2.881ns (73.084%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.720 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.724    24.413    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.720    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]/C
                         clock pessimism              0.302    37.022    
                         clock uncertainty           -0.035    36.987    
    SLICE_X42Y95         FDCE (Setup_fdce_C_CE)      -0.169    36.818    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -24.413    
  -------------------------------------------------------------------
                         slack                                 12.405    

Slack (MET) :             12.405ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.942ns  (logic 1.061ns (26.916%)  route 2.881ns (73.084%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.720 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.724    24.413    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.720    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y95         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]/C
                         clock pessimism              0.302    37.022    
                         clock uncertainty           -0.035    36.987    
    SLICE_X42Y95         FDCE (Setup_fdce_C_CE)      -0.169    36.818    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -24.413    
  -------------------------------------------------------------------
                         slack                                 12.405    

Slack (MET) :             12.574ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.772ns  (logic 1.061ns (28.126%)  route 2.711ns (71.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns = ( 36.720 - 33.333 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 20.471 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.628    20.471    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDCE (Prop_fdce_C_Q)         0.459    20.930 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           1.181    22.111    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.152    22.263 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           0.668    22.931    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X33Y97         LUT4 (Prop_lut4_I3_O)        0.326    23.257 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_10/O
                         net (fo=5, routed)           0.308    23.564    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_reg[1]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    23.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.555    24.243    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X42Y96         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.512    36.720    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X42Y96         FDCE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg/C
                         clock pessimism              0.302    37.022    
                         clock uncertainty           -0.035    36.987    
    SLICE_X42Y96         FDCE (Setup_fdce_C_CE)      -0.169    36.818    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -24.243    
  -------------------------------------------------------------------
                         slack                                 12.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837     0.837    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.863 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.429    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141     1.570 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.737    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.045     1.782 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl[0]_i_1_n_0
    SLICE_X35Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969     0.969    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.998 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838     1.835    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y101        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.406     1.429    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.091     1.520    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.191ns (37.879%)  route 0.313ns (62.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.162    18.604    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X32Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.191ns (37.879%)  route 0.313ns (62.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.162    18.604    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X32Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.191ns (37.879%)  route 0.313ns (62.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.162    18.604    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X32Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.504ns  (logic 0.191ns (37.879%)  route 0.313ns (62.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.162    18.604    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X32Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.604    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.797%)  route 0.343ns (64.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.191    18.633    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X33Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.633    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.797%)  route 0.343ns (64.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.191    18.633    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X33Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.633    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.797%)  route 0.343ns (64.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.191    18.633    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X33Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.633    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.797%)  route 0.343ns (64.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 18.503 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.152    18.397    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X31Y99         LUT5 (Prop_lut5_I1_O)        0.045    18.442 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=8, routed)           0.191    18.633    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.838    18.503    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y100        FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.135    18.368    
    SLICE_X33Y100        FDCE (Hold_fdce_C_CE)       -0.032    18.336    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.336    
                         arrival time                          18.633    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837     0.837    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.863 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.570     1.432    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y98         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.237     1.810    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tx_buffered
    SLICE_X32Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.855 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.855    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_i_1_n_0
    SLICE_X32Y98         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969     0.969    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.998 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.841     1.838    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y98         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.406     1.432    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.092     1.524    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y94   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y99   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y99   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y99   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y98   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X32Y98   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y94   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y94   DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y98   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y99   DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y100  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMB1_clk_wiz_1_0
  To Clock:  clk_out1_DMB1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.841ns (23.315%)  route 6.055ns (76.685%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.859 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=160, routed)         2.137     6.997    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/EX_PipeRun
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.539     8.518    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.006    
                         clock uncertainty           -0.074     8.931    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.629     8.302    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 3.586ns (45.256%)  route 4.338ns (54.744%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.086     5.269    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.393 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__122/O
                         net (fo=4, routed)           1.663     7.056    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][10]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.586ns (45.305%)  route 4.329ns (54.695%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.095     5.278    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.402 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_9__0/O
                         net (fo=4, routed)           1.645     7.047    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][3]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 3.215ns (40.995%)  route 4.628ns (59.005%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.675    -0.865    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     1.589 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[20]
                         net (fo=2, routed)           1.462     3.051    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[10]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.175 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__210/O
                         net (fo=1, routed)           0.000     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Comp_Carry_Chain[4].carry_sel_reg
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=6, routed)           1.885     5.572    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/mem_cache_hit
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           1.281     6.977    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/WEB[1]
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.542     8.521    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.487     9.009    
                         clock uncertainty           -0.074     8.934    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     8.402    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 3.586ns (45.381%)  route 4.316ns (54.619%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_10__0/O
                         net (fo=4, routed)           1.629     7.034    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][2]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.586ns (45.428%)  route 4.308ns (54.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.044     5.227    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I3_O)        0.124     5.351 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_1__185/O
                         net (fo=3, routed)           1.675     7.026    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][1]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 2.357ns (28.996%)  route 5.772ns (71.004%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.724    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.841    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.070 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.467     6.537    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.305     6.842 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.387     7.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.518     8.498    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)       -0.269     8.714    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 3.586ns (46.103%)  route 4.192ns (53.897%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.107     5.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.414 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_8__0/O
                         net (fo=4, routed)           1.497     6.910    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][4]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.586ns (46.188%)  route 4.178ns (53.812%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_6__1/O
                         net (fo=4, routed)           1.491     6.896    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][6]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.035    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.469    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.586ns (46.318%)  route 4.156ns (53.682%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.096     5.279    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.403 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_4__2/O
                         net (fo=4, routed)           1.471     6.874    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][8]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.035    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.469    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  1.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.565    -0.599    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.291    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.876    -0.797    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.388    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.837%)  route 0.173ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.560    -0.604    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y80         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.173    -0.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.828    -0.845    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.407    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.440%)  route 0.244ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.564    -0.600    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X43Y85         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/Q
                         net (fo=3, routed)           0.244    -0.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[11]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)        -0.007    -0.347    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.571    -0.593    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.396    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.842    -0.831    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.593    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.075    -0.518    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.404    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.835    -0.838    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.075    -0.526    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.568    -0.596    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.399    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/sync[1]
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.840    -0.833    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.075    -0.521    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.556    -0.608    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X38Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=3, routed)           0.119    -0.325    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.824    -0.849    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.596    
    SLICE_X38Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.450    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.555    -0.609    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X41Y75         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.140    -0.328    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X42Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.455    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.133%)  route 0.283ns (68.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X47Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/Q
                         net (fo=3, routed)           0.283    -0.190    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[3]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.021    -0.319    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.375%)  route 0.170ns (54.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.554    -0.610    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X47Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/Q
                         net (fo=3, routed)           0.170    -0.300    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X42Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.430    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DMB1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DMB1_clk_wiz_1_0
  To Clock:  clkfbout_DMB1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DMB1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DMB1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMB1_clk_wiz_1_0_1
  To Clock:  clk_out1_DMB1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.841ns (23.315%)  route 6.055ns (76.685%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.859 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=160, routed)         2.137     6.997    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/EX_PipeRun
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.539     8.518    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.006    
                         clock uncertainty           -0.074     8.932    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.629     8.303    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.303    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 3.586ns (45.256%)  route 4.338ns (54.744%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.086     5.269    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.393 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__122/O
                         net (fo=4, routed)           1.663     7.056    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][10]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.471    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.586ns (45.305%)  route 4.329ns (54.695%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.095     5.278    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.402 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_9__0/O
                         net (fo=4, routed)           1.645     7.047    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][3]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.471    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 3.215ns (40.995%)  route 4.628ns (59.005%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.675    -0.865    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     1.589 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[20]
                         net (fo=2, routed)           1.462     3.051    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[10]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.175 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__210/O
                         net (fo=1, routed)           0.000     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Comp_Carry_Chain[4].carry_sel_reg
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=6, routed)           1.885     5.572    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/mem_cache_hit
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           1.281     6.977    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/WEB[1]
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.542     8.521    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.487     9.009    
                         clock uncertainty           -0.074     8.935    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     8.403    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 3.586ns (45.381%)  route 4.316ns (54.619%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_10__0/O
                         net (fo=4, routed)           1.629     7.034    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][2]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.471    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.586ns (45.428%)  route 4.308ns (54.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.044     5.227    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I3_O)        0.124     5.351 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_1__185/O
                         net (fo=3, routed)           1.675     7.026    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][1]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.471    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 2.357ns (28.996%)  route 5.772ns (71.004%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.724    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.841    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.070 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.467     6.537    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.305     6.842 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.387     7.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.518     8.498    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)       -0.269     8.715    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.561ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 3.586ns (46.103%)  route 4.192ns (53.897%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.107     5.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.414 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_8__0/O
                         net (fo=4, routed)           1.497     6.910    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][4]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.037    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.471    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.471    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  1.561    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.586ns (46.188%)  route 4.178ns (53.812%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_6__1/O
                         net (fo=4, routed)           1.491     6.896    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][6]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.586ns (46.318%)  route 4.156ns (53.682%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.096     5.279    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.403 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_4__2/O
                         net (fo=4, routed)           1.471     6.874    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][8]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  1.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.565    -0.599    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.291    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.876    -0.797    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.388    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.837%)  route 0.173ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.560    -0.604    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y80         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.173    -0.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.828    -0.845    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.255    -0.590    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.407    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.440%)  route 0.244ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.564    -0.600    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X43Y85         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/Q
                         net (fo=3, routed)           0.244    -0.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[11]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)        -0.007    -0.347    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.571    -0.593    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.396    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.842    -0.831    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.593    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.075    -0.518    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.404    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.835    -0.838    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.075    -0.526    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.568    -0.596    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.399    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/sync[1]
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.840    -0.833    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.075    -0.521    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.556    -0.608    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X38Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=3, routed)           0.119    -0.325    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.824    -0.849    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.596    
    SLICE_X38Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.450    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.555    -0.609    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X41Y75         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.140    -0.328    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X42Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.455    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.133%)  route 0.283ns (68.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X47Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/Q
                         net (fo=3, routed)           0.283    -0.190    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[3]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.021    -0.319    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.375%)  route 0.170ns (54.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.554    -0.610    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X47Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/Q
                         net (fo=3, routed)           0.170    -0.300    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X42Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.430    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DMB1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y19     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y15     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y17     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y80     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y71     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[0].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[25].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y75     DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[26].Copy_Mem/Retarget/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DMB1_clk_wiz_1_0_1
  To Clock:  clkfbout_DMB1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DMB1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DMB1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMB1_clk_wiz_1_0_1
  To Clock:  clk_out1_DMB1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.841ns (23.315%)  route 6.055ns (76.685%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.859 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=160, routed)         2.137     6.997    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/EX_PipeRun
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.539     8.518    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.006    
                         clock uncertainty           -0.074     8.931    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.629     8.302    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 3.586ns (45.256%)  route 4.338ns (54.744%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.086     5.269    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.393 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__122/O
                         net (fo=4, routed)           1.663     7.056    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][10]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.586ns (45.305%)  route 4.329ns (54.695%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.095     5.278    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.402 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_9__0/O
                         net (fo=4, routed)           1.645     7.047    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][3]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 3.215ns (40.995%)  route 4.628ns (59.005%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.675    -0.865    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     1.589 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[20]
                         net (fo=2, routed)           1.462     3.051    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[10]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.175 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__210/O
                         net (fo=1, routed)           0.000     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Comp_Carry_Chain[4].carry_sel_reg
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=6, routed)           1.885     5.572    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/mem_cache_hit
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           1.281     6.977    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/WEB[1]
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.542     8.521    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.487     9.009    
                         clock uncertainty           -0.074     8.934    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     8.402    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 3.586ns (45.381%)  route 4.316ns (54.619%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_10__0/O
                         net (fo=4, routed)           1.629     7.034    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][2]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.586ns (45.428%)  route 4.308ns (54.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.044     5.227    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I3_O)        0.124     5.351 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_1__185/O
                         net (fo=3, routed)           1.675     7.026    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][1]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 2.357ns (28.996%)  route 5.772ns (71.004%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.724    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.841    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.070 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.467     6.537    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.305     6.842 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.387     7.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.518     8.498    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)       -0.269     8.714    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 3.586ns (46.103%)  route 4.192ns (53.897%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.107     5.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.414 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_8__0/O
                         net (fo=4, routed)           1.497     6.910    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][4]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.586ns (46.188%)  route 4.178ns (53.812%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_6__1/O
                         net (fo=4, routed)           1.491     6.896    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][6]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.035    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.469    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.586ns (46.318%)  route 4.156ns (53.682%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.096     5.279    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.403 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_4__2/O
                         net (fo=4, routed)           1.471     6.874    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][8]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.035    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.469    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  1.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.565    -0.599    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.291    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.876    -0.797    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.313    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.837%)  route 0.173ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.560    -0.604    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y80         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.173    -0.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.828    -0.845    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.333    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.440%)  route 0.244ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.564    -0.600    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X43Y85         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/Q
                         net (fo=3, routed)           0.244    -0.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[11]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)        -0.007    -0.273    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.571    -0.593    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.396    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.842    -0.831    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.075    -0.444    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.404    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.835    -0.838    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.075    -0.452    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.568    -0.596    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.399    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/sync[1]
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.840    -0.833    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.075    -0.447    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.556    -0.608    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X38Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=3, routed)           0.119    -0.325    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.824    -0.849    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X38Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.376    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.555    -0.609    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X41Y75         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.140    -0.328    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X42Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.381    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.133%)  route 0.283ns (68.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X47Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/Q
                         net (fo=3, routed)           0.283    -0.190    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[3]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.021    -0.245    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.375%)  route 0.170ns (54.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.554    -0.610    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X47Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/Q
                         net (fo=3, routed)           0.170    -0.300    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X42Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.356    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMB1_clk_wiz_1_0
  To Clock:  clk_out1_DMB1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.896ns  (logic 1.841ns (23.315%)  route 6.055ns (76.685%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.859 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=160, routed)         2.137     6.997    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/EX_PipeRun
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.539     8.518    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.487     9.006    
                         clock uncertainty           -0.074     8.931    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.629     8.302    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.302    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 3.586ns (45.256%)  route 4.338ns (54.744%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.086     5.269    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y83         LUT5 (Prop_lut5_I3_O)        0.124     5.393 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__122/O
                         net (fo=4, routed)           1.663     7.056    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][10]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 3.586ns (45.305%)  route 4.329ns (54.695%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.095     5.278    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.402 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_9__0/O
                         net (fo=4, routed)           1.645     7.047    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][3]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.047    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 3.215ns (40.995%)  route 4.628ns (59.005%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.675    -0.865    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X0Y15         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     1.589 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[20]
                         net (fo=2, routed)           1.462     3.051    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/DOADO[10]
    SLICE_X14Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.175 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__210/O
                         net (fo=1, routed)           0.000     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Comp_Carry_Chain[4].carry_sel_reg
    SLICE_X14Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.688 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=6, routed)           1.885     5.572    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/mem_cache_hit
    SLICE_X45Y76         LUT4 (Prop_lut4_I0_O)        0.124     5.696 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Gen_WE[0].SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           1.281     6.977    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/WEB[1]
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.542     8.521    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y14         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.487     9.009    
                         clock uncertainty           -0.074     8.934    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     8.402    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.402    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 3.586ns (45.381%)  route 4.316ns (54.619%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_10__0/O
                         net (fo=4, routed)           1.629     7.034    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][2]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.034    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 3.586ns (45.428%)  route 4.308ns (54.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.044     5.227    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X48Y84         LUT5 (Prop_lut5_I3_O)        0.124     5.351 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_1__185/O
                         net (fo=3, routed)           1.675     7.026    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][1]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 2.357ns (28.996%)  route 5.772ns (71.004%))
  Logic Levels:           10  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.640    -0.900    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Clk
    SLICE_X33Y91         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.444 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.830     0.386    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/w_read_fifo_addr_0
    SLICE_X36Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.510 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__198/O
                         net (fo=2, routed)           0.449     0.959    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_3
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.124     1.083 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15][Data][31]_srl16_i_1/O
                         net (fo=21, routed)          1.022     2.105    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Write_Data_Valid
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.124     2.229 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/M_AXI_DC_RREADY_INST_0/O
                         net (fo=4, routed)           0.316     2.545    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/LOCKSTEP_Out_reg[2870][0]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124     2.669 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_3__40/O
                         net (fo=157, routed)         1.301     3.970    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_New_CacheInterface_for_AXI.valid_Bits_1_reg[3]
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.124     4.094 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE/Using_FPGA.Native_i_1__189/O
                         net (fo=1, routed)           0.000     4.094    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/S
    SLICE_X14Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.607 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     4.607    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.724 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.724    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.841    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X14Y83         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.070 f  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=323, routed)         1.467     6.537    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_piperun_for_ce
    SLICE_X40Y94         LUT4 (Prop_lut4_I2_O)        0.305     6.842 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1/O
                         net (fo=1, routed)           0.387     7.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_i_1_n_0
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.518     8.498    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y94         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)       -0.269     8.714    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.step_continue_hold_reg
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -7.229    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.778ns  (logic 3.586ns (46.103%)  route 4.192ns (53.897%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 8.534 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.107     5.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.414 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_8__0/O
                         net (fo=4, routed)           1.497     6.910    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][4]
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.555     8.534    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X1Y19         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.111    
                         clock uncertainty           -0.074     9.036    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.470    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 3.586ns (46.188%)  route 4.178ns (53.812%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.098     5.281    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X47Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.405 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_6__1/O
                         net (fo=4, routed)           1.491     6.896    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][6]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.035    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     8.469    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 3.586ns (46.318%)  route 4.156ns (53.682%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.868ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.672    -0.868    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.586 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[12]
                         net (fo=1, routed)           1.589     3.175    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[2]
    SLICE_X50Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.299 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__4/O
                         net (fo=1, routed)           0.000     3.299    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.832 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.832    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_3
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.949 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.949    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/word_is_valid
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.066 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_XX_Access_Part2.carry_or_I1/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.066    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/ib_ready
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.183 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=71, routed)          1.096     5.279    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I3_O)        0.124     5.403 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_4__2/O
                         net (fo=4, routed)           1.471     6.874    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[19][8]
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        1.554     8.533    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y18         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.576     9.110    
                         clock uncertainty           -0.074     9.035    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     8.469    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S18.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.469    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  1.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.760%)  route 0.167ns (54.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.565    -0.599    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X63Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/addr_Tag_Bits_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.291    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/DIBDI[16]
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.876    -0.797    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y17         RAMB36E1                                     r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
                         clock pessimism              0.254    -0.543    
                         clock uncertainty            0.074    -0.468    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.155    -0.313    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.837%)  route 0.173ns (55.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.560    -0.604    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X45Y80         FDSE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[24]/Q
                         net (fo=4, routed)           0.173    -0.290    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S32_in
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.828    -0.845    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X42Y80         SRL16E                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.255    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X42Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.333    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.440%)  route 0.244ns (65.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.564    -0.600    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X43Y85         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.472 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[12]/Q
                         net (fo=3, routed)           0.244    -0.229    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[11]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)        -0.007    -0.273    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.571    -0.593    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.396    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.842    -0.831    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X35Y98         FDRE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X35Y98         FDRE (Hold_fdre_C_D)         0.075    -0.444    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.404    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/D
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.835    -0.838    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.601    
                         clock uncertainty            0.074    -0.527    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.075    -0.452    DMB1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.568    -0.596    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.399    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/sync[1]
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.840    -0.833    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X41Y96         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.075    -0.447    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.556    -0.608    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X38Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=3, routed)           0.119    -0.325    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.824    -0.849    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X38Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X38Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.376    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[2].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.218%)  route 0.140ns (49.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.555    -0.609    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X41Y75         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.140    -0.328    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y75         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X42Y75         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.381    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[24].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.133%)  route 0.283ns (68.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.563    -0.601    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X47Y87         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[4]/Q
                         net (fo=3, routed)           0.283    -0.190    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/B[3]
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.829    -0.844    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Clk
    SLICE_X55Y86         FDRE                                         r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]/C
                         clock pessimism              0.504    -0.340    
                         clock uncertainty            0.074    -0.266    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.021    -0.245    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/req_Addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMB1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_DMB1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DMB1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMB1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DMB1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.375%)  route 0.170ns (54.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMB1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.554    -0.610    DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X47Y73         FDRE                                         r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  DMB1_i/microblaze_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[27]/Q
                         net (fo=3, routed)           0.170    -0.300    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/D
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMB1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DMB1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DMB1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DMB1_i/clk_wiz_1/inst/clk_in1_DMB1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DMB1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DMB1_i/clk_wiz_1/inst/clk_out1_DMB1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DMB1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2227, routed)        0.822    -0.851    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/WCLK
    SLICE_X42Y74         RAMD32                                       r  DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X42Y74         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.356    DMB1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Gen_Copy_Mem[4].Copy_Mem/Retarget/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.302ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.967ns  (logic 0.583ns (29.637%)  route 1.384ns (70.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.392ns = ( 36.725 - 33.333 ) 
    Source Clock Delay      (SCD):    3.817ns = ( 20.483 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.640    20.483    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.459    20.942 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=18, routed)          0.857    21.799    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X35Y98         LUT2 (Prop_lut2_I1_O)        0.124    21.923 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.528    22.451    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X34Y98         FDCE                                         f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    35.117    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.208 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.517    36.725    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y98         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.382    37.107    
                         clock uncertainty           -0.035    37.072    
    SLICE_X34Y98         FDCE (Recov_fdce_C_CLR)     -0.319    36.753    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.753    
                         arrival time                         -22.451    
  -------------------------------------------------------------------
                         slack                                 14.302    

Slack (MET) :             31.050ns  (required time - arrival time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (recovery check against rising-edge clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@50.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.803ns  (logic 0.583ns (32.344%)  route 1.220ns (67.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns = ( 53.392 - 50.000 ) 
    Source Clock Delay      (SCD):    3.818ns = ( 20.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.081    18.747    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.843 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.641    20.484    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.459    20.943 f  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.832    21.776    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X33Y99         LUT5 (Prop_lut5_I2_O)        0.124    21.900 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.387    22.287    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X33Y99         FDCE                                         f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     50.000    50.000 f  
    BSCAN_X0Y1           BSCANE2                      0.000    50.000 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.784    51.783    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    51.874 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.518    53.392    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism              0.382    53.774    
                         clock uncertainty           -0.035    53.739    
    SLICE_X33Y99         FDCE (Recov_fdce_C_CLR)     -0.402    53.337    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                         53.337    
                         arrival time                         -22.287    
  -------------------------------------------------------------------
                         slack                                 31.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
                            (removal check against rising-edge clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.557ns  (logic 0.191ns (34.309%)  route 0.366ns (65.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 18.505 - 16.667 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 18.100 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.571    18.100    DMB1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.146    18.246 r  DMB1_i/mdm_1/U0/MDM_Core_I1/PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.247    18.492    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X33Y99         LUT5 (Prop_lut5_I3_O)        0.045    18.537 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1/O
                         net (fo=1, routed)           0.119    18.656    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0
    SLICE_X33Y99         FDCE                                         f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969    17.635    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.664 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.841    18.505    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
                         clock pessimism             -0.369    18.136    
    SLICE_X33Y99         FDCE (Remov_fdce_C_CLR)     -0.085    18.051    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
  -------------------------------------------------------------------
                         required time                        -18.051    
                         arrival time                          18.656    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             17.350ns  (arrival time - required time)
  Source:                 DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C
                            (falling edge-triggered cell FDCE clocked by DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.688ns  (logic 0.191ns (27.755%)  route 0.497ns (72.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.432ns = ( 18.099 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.837    17.503    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.529 f  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.570    18.099    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y99         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.146    18.245 r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q
                         net (fo=18, routed)          0.325    18.569    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X35Y98         LUT2 (Prop_lut2_I1_O)        0.045    18.614 f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.173    18.787    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X34Y98         FDCE                                         f  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DMB1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.969     0.969    DMB1_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.998 r  DMB1_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.840     1.837    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y98         FDCE                                         r  DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.369     1.468    
                         clock uncertainty            0.035     1.504    
    SLICE_X34Y98         FDCE (Remov_fdce_C_CLR)     -0.067     1.437    DMB1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                          18.787    
  -------------------------------------------------------------------
                         slack                                 17.350    





