sim_id	query_name	thread_id	thread_type	order_id	number_of_results	runtime	flag	correct
Bla_N1_32_W1000_Def	F3/F3_split71.sparql	1	warmup	1	375	10.498607854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split71.sparql	1	warmup	873	375	3.507295565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split71.sparql	96	stress	925	375	13.151181955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split71.sparql	98	stress	821	375	13.072199950999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split71.sparql	97	stress	212	375	37.731054363000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split37.sparql	1	warmup	2	71	0.237529542	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split37.sparql	1	warmup	974	71	0.103027836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split37.sparql	96	stress	943	71	0.5682171079999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split37.sparql	98	stress	1729	71	0.952094833	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split37.sparql	97	stress	1849	71	1.172348025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split19.sparql	1	warmup	3	62	0.46536239799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split19.sparql	1	warmup	996	62	0.18322402699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split19.sparql	96	stress	1651	62	2.97960608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split19.sparql	98	stress	1925	62	1.72956074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split19.sparql	97	stress	411	62	0.77608645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split21.sparql	1	warmup	4	5	9.788816817999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split21.sparql	96	stress	342	5	26.125331469000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split21.sparql	98	stress	1192	5	0.9511802079999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split21.sparql	97	stress	1226	5	0.651024143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split29.sparql	1	warmup	5	47	0.437491405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split29.sparql	96	stress	688	47	1.7281541850000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split29.sparql	98	stress	1693	47	2.410221143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split29.sparql	97	stress	1572	47	2.3122174419999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split26.sparql	1	warmup	6	1424	150.249567353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split26.sparql	96	stress	1951	1424	11.212872925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split26.sparql	98	stress	1884	1424	12.209851640999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split26.sparql	97	stress	209	1424	7.63535013	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split99.sparql	1	warmup	7	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split99.sparql	96	stress	1099	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split99.sparql	98	stress	137	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split99.sparql	97	stress	478	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split25.sparql	1	warmup	8	70	0.549253544	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split25.sparql	96	stress	388	70	1.997455789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split25.sparql	98	stress	1338	70	1.499889883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split25.sparql	97	stress	1994	70	0.64993398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split56.sparql	1	warmup	9	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split56.sparql	96	stress	1579	342	55.282847974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split56.sparql	98	stress	285	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split56.sparql	97	stress	531	342	47.466547373000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split67.sparql	1	warmup	10	1424	6.453224124	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split67.sparql	96	stress	1832	1424	6.044521607999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split67.sparql	98	stress	585	1424	7.104309657000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split67.sparql	97	stress	860	1424	7.888558371	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split51.sparql	1	warmup	11	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split51.sparql	96	stress	881	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split51.sparql	98	stress	1999	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split51.sparql	97	stress	311	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split38.sparql	1	warmup	12	30	1.526035971	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split38.sparql	96	stress	1823	30	1.964817655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split38.sparql	98	stress	1004	30	1.331782016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split38.sparql	97	stress	1428	30	2.075387386	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split92.sparql	1	warmup	13	0	14.628091650999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split92.sparql	96	stress	912	0	11.314891889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split92.sparql	98	stress	2000	0	1.565818898	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split92.sparql	97	stress	1067	0	0.6815457239999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split2.sparql	1	warmup	14	29	3.745725221	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split2.sparql	96	stress	778	29	5.582062859	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split2.sparql	98	stress	143	29	11.622356307	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split2.sparql	97	stress	977	29	6.8603603810000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split41.sparql	1	warmup	15	0	53.053499884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split41.sparql	96	stress	188	0	36.997559884000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split41.sparql	98	stress	952	0	14.288395454000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split41.sparql	97	stress	333	0	51.096364611999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split4.sparql	1	warmup	16	36	2.166393941	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split4.sparql	96	stress	541	36	6.480048751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split4.sparql	98	stress	652	36	6.332921138	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split4.sparql	97	stress	1972	36	9.167819063	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split67.sparql	1	warmup	17	129	4.515522048	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split67.sparql	96	stress	954	129	4.0312302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split67.sparql	98	stress	1689	129	4.364428637	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split67.sparql	97	stress	356	129	11.800279283	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split45.sparql	1	warmup	18	2722	25.725084937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split45.sparql	96	stress	649	2722	57.44731893300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split45.sparql	98	stress	1149	2722	32.093036125	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split45.sparql	97	stress	303	2722	124.39133249700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split16.sparql	1	warmup	19	14	1.7973301899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split16.sparql	96	stress	1397	14	7.302920610999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split16.sparql	98	stress	634	14	2.782516783	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split16.sparql	97	stress	825	14	2.804902738	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split33.sparql	1	warmup	20	2063	39.077884465	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split33.sparql	96	stress	184	2063	5.355045819	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split33.sparql	98	stress	1244	2063	134.96199161500002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split33.sparql	97	stress	1141	2063	76.469566269	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split16.sparql	1	warmup	21	5810	75.282196528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split16.sparql	96	stress	1181	5810	153.896946761	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split16.sparql	98	stress	1719	5810	176.46680585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split16.sparql	97	stress	1640	5810	184.061597837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split92.sparql	1	warmup	22	4417	43.299137914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split92.sparql	96	stress	374	4417	97.892619109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split92.sparql	98	stress	1142	4417	5.211615367	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split92.sparql	97	stress	1300	4417	89.518649118	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split84.sparql	1	warmup	23	0	12.133983436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split84.sparql	96	stress	794	0	1.75802596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split84.sparql	98	stress	1887	0	37.676079069000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split84.sparql	97	stress	1054	0	1.279883847	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split84.sparql	1	warmup	24	19	0.24067912100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split84.sparql	96	stress	1202	19	0.434357605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split84.sparql	98	stress	162	19	0.8480905390000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split84.sparql	97	stress	599	19	0.280192031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split32.sparql	1	warmup	25	25	0.545187684	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split32.sparql	96	stress	1081	25	2.102831613	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split32.sparql	98	stress	1790	25	3.5031791489999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split32.sparql	97	stress	617	25	2.9213046289999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split45.sparql	1	warmup	26	405	12.223811674	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split45.sparql	96	stress	152	405	17.633055348000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split45.sparql	98	stress	729	405	18.150844691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split45.sparql	97	stress	1814	405	22.593989946999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split92.sparql	1	warmup	27	0	0.045884309000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split92.sparql	96	stress	567	0	0.099171595	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split92.sparql	98	stress	903	0	0.149126511	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split92.sparql	97	stress	1846	0	0.249756333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split77.sparql	1	warmup	28	8008	113.79652412200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split77.sparql	96	stress	412	8008	8.892807376999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split77.sparql	98	stress	1321	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split77.sparql	97	stress	1887	8008	4.690832071	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split78.sparql	1	warmup	29	1	0.29315932	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split78.sparql	96	stress	1912	1	0.28658732400000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split78.sparql	98	stress	1634	1	0.235691829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split78.sparql	97	stress	906	1	0.5516537090000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split23.sparql	1	warmup	30	0	1.883707437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split23.sparql	96	stress	1404	0	5.505186586000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split23.sparql	98	stress	12	0	3.1478790510000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split23.sparql	97	stress	1426	0	1.5195453600000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split14.sparql	1	warmup	31	57	0.541820482	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split14.sparql	96	stress	850	57	2.425933239	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split14.sparql	98	stress	1407	57	0.677487992	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split14.sparql	97	stress	538	57	1.010067764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split3.sparql	1	warmup	32	46	0.35598555299999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split3.sparql	96	stress	244	46	2.398650105	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split3.sparql	98	stress	1090	46	0.524125584	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split3.sparql	97	stress	54	46	0.5776962109999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split64.sparql	1	warmup	33	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split64.sparql	96	stress	833	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split64.sparql	98	stress	258	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split64.sparql	97	stress	420	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split59.sparql	1	warmup	34	1	0.261920563	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split59.sparql	96	stress	445	1	0.523365547	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split59.sparql	98	stress	804	1	0.579134664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split59.sparql	97	stress	1119	1	0.5592761279999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split75.sparql	1	warmup	35	0	0.08649576099999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split75.sparql	96	stress	1523	0	0.131469805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split75.sparql	98	stress	257	0	0.188910769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split75.sparql	97	stress	259	0	0.123519354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split93.sparql	1	warmup	36	63	0.716940568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split93.sparql	96	stress	1345	63	1.490184565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split93.sparql	98	stress	694	63	0.562546552	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split93.sparql	97	stress	11	63	1.5670339759999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split23.sparql	1	warmup	37	146	7.6997228579999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split23.sparql	96	stress	368	146	5.439206421000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split23.sparql	98	stress	1080	146	4.0141726140000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split23.sparql	97	stress	909	146	6.184514537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split3.sparql	1	warmup	38	3380	29.888938569	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split3.sparql	96	stress	1451	3380	79.36772882000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split3.sparql	98	stress	107	3380	56.783744761	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split3.sparql	97	stress	1361	3380	113.32632585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split59.sparql	1	warmup	39	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split59.sparql	96	stress	1935	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split59.sparql	98	stress	234	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split59.sparql	97	stress	758	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split79.sparql	1	warmup	40	30866	74.388238147	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split79.sparql	96	stress	79	30866	292.767399247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split79.sparql	98	stress	967	30866	4.1655221860000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split79.sparql	97	stress	838	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split26.sparql	1	warmup	41	569	11.824049889000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split26.sparql	96	stress	1005	569	24.639447025000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split26.sparql	98	stress	492	569	15.219613658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split26.sparql	97	stress	498	569	56.960800933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split46.sparql	1	warmup	42	1424	106.642343561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split46.sparql	96	stress	588	1424	245.912673573	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split46.sparql	98	stress	971	1424	6.583426397999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split46.sparql	97	stress	1926	1424	7.227612844999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split24.sparql	1	warmup	43	8712	31.480102553000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split24.sparql	96	stress	1755	8712	4.155106391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split24.sparql	98	stress	1515	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split24.sparql	97	stress	45	8712	3.324858078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split88.sparql	1	warmup	44	32	0.041856858999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split88.sparql	96	stress	356	32	0.607651056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split88.sparql	98	stress	1176	32	0.884598005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split88.sparql	97	stress	1761	32	0.075930126	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split87.sparql	1	warmup	45	1424	4.341460946000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split87.sparql	96	stress	1673	1424	161.23814585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split87.sparql	98	stress	515	1424	15.405938965999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split87.sparql	97	stress	1555	1424	8.350688692	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split37.sparql	1	warmup	46	0	0.034788627999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split37.sparql	96	stress	64	0	0.08918844799999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split37.sparql	98	stress	545	0	0.154152906	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split37.sparql	97	stress	1463	0	0.102053971	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split13.sparql	1	warmup	47	5	0.049212368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split13.sparql	96	stress	1850	5	0.370740154	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split13.sparql	98	stress	501	5	0.750900295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split13.sparql	97	stress	1716	5	0.609657499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split68.sparql	1	warmup	48	2805	23.944421740000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split68.sparql	96	stress	1074	2805	93.231299654	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split68.sparql	98	stress	1835	2805	98.80931628100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split68.sparql	97	stress	1219	2805	94.81985866299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split8.sparql	1	warmup	49	54	1.9329783390000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split8.sparql	96	stress	1937	54	1.285484404	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split8.sparql	98	stress	146	54	12.478800525	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split8.sparql	97	stress	998	54	3.879526692	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split0.sparql	1	warmup	50	5814	11.765986072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split0.sparql	96	stress	1894	5814	48.82368555	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split0.sparql	98	stress	1705	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split0.sparql	97	stress	708	5814	181.246872761	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split50.sparql	1	warmup	51	2	0.04365473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split50.sparql	96	stress	1511	2	0.346156316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split50.sparql	98	stress	1672	2	0.5160880720000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split50.sparql	97	stress	1490	2	0.488321915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split98.sparql	1	warmup	52	342	232.64459696400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split98.sparql	96	stress	1051	342	157.422254655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split98.sparql	98	stress	1667	342	297.856329968	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split98.sparql	97	stress	48	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split5.sparql	1	warmup	53	0	3.632474426	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split5.sparql	96	stress	1997	0	4.945890992	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split5.sparql	98	stress	529	0	33.539927807	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split5.sparql	97	stress	294	0	30.413059780999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split59.sparql	1	warmup	54	26082	141.81851597099995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split59.sparql	96	stress	308	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split59.sparql	98	stress	1841	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split59.sparql	97	stress	1964	26082	292.096694568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split54.sparql	1	warmup	55	0	6.270964621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split54.sparql	96	stress	1229	0	7.115768373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split54.sparql	98	stress	17	0	1.4993697719999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split54.sparql	97	stress	395	0	1.331986815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split67.sparql	1	warmup	56	4122	32.318016362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split67.sparql	96	stress	1724	4122	182.179772298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split67.sparql	98	stress	318	4122	268.443429563	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split67.sparql	97	stress	583	4122	140.55620102199998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split77.sparql	1	warmup	57	29	0.34583893200000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split77.sparql	96	stress	1463	29	7.993197304000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split77.sparql	98	stress	1560	29	5.388543089	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split77.sparql	97	stress	1227	29	2.37812646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split62.sparql	1	warmup	58	1424	8.948726099	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split62.sparql	96	stress	1925	1424	13.247791986	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split62.sparql	98	stress	1078	1424	6.351049043	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split62.sparql	97	stress	196	1424	13.700785864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split23.sparql	1	warmup	59	816	1.56117056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split23.sparql	96	stress	458	816	15.190183072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split23.sparql	98	stress	938	816	18.914235267000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split23.sparql	97	stress	764	816	11.759872612	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split62.sparql	1	warmup	60	426	4.895958558999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split62.sparql	96	stress	1622	426	54.83255180000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split62.sparql	98	stress	1498	426	37.843971355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split62.sparql	97	stress	524	426	14.416536554	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split60.sparql	1	warmup	61	1	0.041614937000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split60.sparql	96	stress	781	1	0.319940071	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split60.sparql	98	stress	307	1	0.971550507	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split60.sparql	97	stress	441	1	0.5612678499999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split44.sparql	1	warmup	62	129	0.777805328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split44.sparql	96	stress	379	129	4.9260389589999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split44.sparql	98	stress	929	129	16.304081299	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split44.sparql	97	stress	1728	129	7.580103114	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split99.sparql	1	warmup	63	5	0.043611642000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split99.sparql	96	stress	349	5	0.6957895470000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split99.sparql	98	stress	1150	5	0.6450120420000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split99.sparql	97	stress	788	5	0.683373307	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split4.sparql	1	warmup	64	0	0.718074628	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split4.sparql	96	stress	582	0	19.492295465	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split4.sparql	98	stress	1714	0	1.074482018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split4.sparql	97	stress	1676	0	1.6429134959999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split47.sparql	1	warmup	65	3738	21.132958773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split47.sparql	96	stress	874	3738	151.766270469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split47.sparql	98	stress	1919	3738	54.539844026000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split47.sparql	97	stress	732	3738	188.764532078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split99.sparql	1	warmup	66	0	0.5394822739999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split99.sparql	96	stress	1205	0	78.900670644	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split99.sparql	98	stress	1144	0	1.2480650979999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split99.sparql	97	stress	1087	0	79.105864699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split89.sparql	1	warmup	67	36	0.268849236	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split89.sparql	96	stress	751	36	6.921502445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split89.sparql	98	stress	1971	36	2.972434477	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split89.sparql	97	stress	1270	36	5.135410571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split67.sparql	1	warmup	68	114	11.949125555999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split67.sparql	96	stress	643	114	1.700021045	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split67.sparql	98	stress	1397	114	32.867901659000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split67.sparql	97	stress	422	114	39.256911615	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split88.sparql	1	warmup	69	66	0.49836754299999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split88.sparql	96	stress	1658	66	11.396157065999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split88.sparql	98	stress	1717	66	8.145542744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split88.sparql	97	stress	1268	66	8.527536001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split9.sparql	1	warmup	70	5962	12.696473319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split9.sparql	96	stress	302	5962	123.45513176200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split9.sparql	98	stress	1528	5962	227.906329256	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split9.sparql	97	stress	407	5962	86.57880491899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split86.sparql	1	warmup	71	0	0.034424646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split86.sparql	96	stress	1311	0	0.21011655699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split86.sparql	98	stress	407	0	0.221039658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split86.sparql	97	stress	147	0	0.09974848300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split66.sparql	1	warmup	72	2474	12.756884487999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split66.sparql	96	stress	623	2474	22.52868863	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split66.sparql	98	stress	1661	2474	111.653430786	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split66.sparql	97	stress	1047	2474	49.61112344399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split16.sparql	1	warmup	73	0	0.5404581820000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split16.sparql	96	stress	1093	0	1.0929902459999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split16.sparql	98	stress	943	0	19.412508661	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split16.sparql	97	stress	1102	0	2.8229855880000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split93.sparql	1	warmup	74	0	0.5835498	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split93.sparql	96	stress	1100	0	22.740344001999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split93.sparql	98	stress	1910	0	1.664494789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split93.sparql	97	stress	1863	0	1.6059777380000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split42.sparql	1	warmup	75	0	0.438495279	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split42.sparql	96	stress	1257	0	0.7538429640000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split42.sparql	98	stress	1878	0	0.9093779390000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split42.sparql	97	stress	872	0	0.862375443	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split37.sparql	1	warmup	76	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split37.sparql	96	stress	1325	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split37.sparql	98	stress	1169	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split37.sparql	97	stress	421	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split99.sparql	1	warmup	77	3062	9.331047677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split99.sparql	96	stress	736	3062	0.8082492490000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split99.sparql	98	stress	1453	3062	39.71752058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split99.sparql	97	stress	415	3062	112.00569357200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split59.sparql	1	warmup	78	0	1.004313906	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split59.sparql	96	stress	1878	0	2.057529304	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split59.sparql	98	stress	1038	0	1.655145137	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split59.sparql	97	stress	1780	0	1.279981571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split66.sparql	1	warmup	79	492	10.758544875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split66.sparql	96	stress	709	492	19.787684338	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split66.sparql	98	stress	712	492	30.044558721999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split66.sparql	97	stress	1201	492	19.956593499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split38.sparql	1	warmup	80	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split38.sparql	96	stress	1917	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split38.sparql	98	stress	1862	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split38.sparql	97	stress	1828	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split30.sparql	1	warmup	81	1121	17.198415158	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split30.sparql	96	stress	1556	1121	48.007468078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split30.sparql	98	stress	165	1121	54.265251357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split30.sparql	97	stress	1835	1121	48.536992553000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split98.sparql	1	warmup	82	0	18.596547913	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split98.sparql	96	stress	1605	0	2.588906372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split98.sparql	98	stress	871	0	2.043517924	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split98.sparql	97	stress	993	0	54.791174496000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split13.sparql	1	warmup	83	0	1.2897219009999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split13.sparql	96	stress	923	0	0.5862519979999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split13.sparql	98	stress	1318	0	1.14835571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split13.sparql	97	stress	861	0	31.372363755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split62.sparql	1	warmup	84	3683	24.474852814000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split62.sparql	96	stress	1327	3683	71.261270201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split62.sparql	98	stress	1659	3683	85.34164244899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split62.sparql	97	stress	730	3683	58.080436967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split1.sparql	1	warmup	85	969	3.865864468	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split1.sparql	96	stress	440	969	11.981244364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split1.sparql	98	stress	1674	969	4.489316458999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split1.sparql	97	stress	1965	969	0.8509096009999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split45.sparql	1	warmup	86	30	0.166488209	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split45.sparql	96	stress	1256	30	0.320823393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split45.sparql	98	stress	763	30	0.190995187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split45.sparql	97	stress	691	30	0.6198109110000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split69.sparql	1	warmup	87	0	1.396163695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split69.sparql	96	stress	147	0	1.713806123	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split69.sparql	98	stress	412	0	43.449020665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split69.sparql	97	stress	832	0	1.260198412	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split2.sparql	1	warmup	88	0	2.014121054	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split2.sparql	96	stress	955	0	3.9219710539999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split2.sparql	98	stress	434	0	40.95578305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split2.sparql	97	stress	512	0	1.765558339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split8.sparql	1	warmup	89	8008	91.75217403299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split8.sparql	96	stress	617	8008	173.73583072099999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split8.sparql	98	stress	1106	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split8.sparql	97	stress	1435	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split18.sparql	1	warmup	90	342	216.29360058900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split18.sparql	96	stress	1454	342	157.872048135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split18.sparql	98	stress	1024	342	30.745091405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split18.sparql	97	stress	862	342	243.77937062799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split56.sparql	1	warmup	91	695	27.898471914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split56.sparql	96	stress	854	695	55.659709628	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split56.sparql	98	stress	1817	695	39.599599637	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split56.sparql	97	stress	733	695	38.348852139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split30.sparql	1	warmup	92	1	0.126505309	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split30.sparql	96	stress	1830	1	0.400488031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split30.sparql	98	stress	181	1	0.25896308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split30.sparql	97	stress	1569	1	0.331638359	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split31.sparql	1	warmup	93	342	29.945586766999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split31.sparql	96	stress	1514	342	89.602871525	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split31.sparql	98	stress	449	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split31.sparql	97	stress	223	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split29.sparql	1	warmup	94	1424	126.7182211	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split29.sparql	96	stress	566	1424	6.371246238	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split29.sparql	98	stress	1918	1424	6.49596625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split29.sparql	97	stress	1921	1424	21.579581003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split32.sparql	1	warmup	95	0	1.65206961	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split32.sparql	96	stress	140	0	2.98196468	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split32.sparql	98	stress	1927	0	34.157548844000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split32.sparql	97	stress	849	0	18.58727447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split70.sparql	1	warmup	96	2320	21.278881265	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split70.sparql	96	stress	1747	2320	39.599924801	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split70.sparql	98	stress	1314	2320	31.258483063000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split70.sparql	97	stress	1309	2320	50.484328847	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split32.sparql	1	warmup	97	0	0.07795313699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split32.sparql	96	stress	641	0	0.143904514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split32.sparql	98	stress	111	0	0.097794011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split32.sparql	97	stress	535	0	0.048718165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split42.sparql	1	warmup	98	93	3.752149056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split42.sparql	96	stress	1827	93	11.63039066	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split42.sparql	98	stress	1581	93	4.572468305999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split42.sparql	97	stress	1244	93	5.1939073460000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split83.sparql	1	warmup	99	0	0.063791994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split83.sparql	96	stress	1148	0	0.16054278500000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split83.sparql	98	stress	301	0	0.13915680900000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split83.sparql	97	stress	630	0	0.18421409100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split44.sparql	1	warmup	100	37	0.33957466	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split44.sparql	96	stress	91	37	0.680550297	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split44.sparql	98	stress	1960	37	1.078360195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split44.sparql	97	stress	401	37	0.5625518279999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split94.sparql	1	warmup	101	2	0.07228049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split94.sparql	96	stress	61	2	0.109772201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split94.sparql	98	stress	104	2	0.10312472199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split94.sparql	97	stress	163	2	0.298425845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split86.sparql	1	warmup	102	8008	31.985692874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split86.sparql	96	stress	1241	8008	27.182260311	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split86.sparql	98	stress	408	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split86.sparql	97	stress	480	8008	159.149153775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split94.sparql	1	warmup	103	48	0.15345425599999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split94.sparql	96	stress	1884	48	2.50488522	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split94.sparql	98	stress	367	48	3.008098331	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split94.sparql	97	stress	1358	48	5.309885162	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split33.sparql	1	warmup	104	969	1.189276035	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split33.sparql	96	stress	749	969	13.933128070999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split33.sparql	98	stress	1432	969	8.565889708999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split33.sparql	97	stress	521	969	3.8011260119999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split66.sparql	1	warmup	105	2	0.03551074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split66.sparql	96	stress	1589	2	0.338183545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split66.sparql	98	stress	1196	2	0.216859408	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split66.sparql	97	stress	1109	2	0.312555004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split20.sparql	1	warmup	106	5893	14.566775587999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split20.sparql	96	stress	1911	5893	60.32438533	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split20.sparql	98	stress	365	5893	215.43859047	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split20.sparql	97	stress	1380	5893	29.087330881000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split80.sparql	1	warmup	107	13001	21.989467186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split80.sparql	96	stress	466	13001	59.877389907	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split80.sparql	98	stress	884	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split80.sparql	97	stress	579	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split25.sparql	1	warmup	108	2	0.04046291	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split25.sparql	96	stress	274	2	0.472204588	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split25.sparql	98	stress	341	2	0.480250632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split25.sparql	97	stress	824	2	0.30101591699999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split20.sparql	1	warmup	109	3285	7.508845904	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split20.sparql	96	stress	531	3285	96.92796103200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split20.sparql	98	stress	1503	3285	53.028220476	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split20.sparql	97	stress	274	3285	123.38128731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split55.sparql	1	warmup	110	5788	11.992750424	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split55.sparql	96	stress	1706	5788	100.86735254700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split55.sparql	98	stress	1401	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split55.sparql	97	stress	142	5788	284.39800995400003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split67.sparql	1	warmup	111	5724	10.737335382000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split67.sparql	96	stress	1891	5724	126.353824774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split67.sparql	98	stress	742	5724	138.03702265	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split67.sparql	97	stress	1223	5724	158.202462577	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split58.sparql	1	warmup	112	342	16.618393270000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split58.sparql	96	stress	1868	342	113.11830392200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split58.sparql	98	stress	1678	342	30.783069123	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split58.sparql	97	stress	1093	342	21.996491175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split70.sparql	1	warmup	113	1326	5.015957252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split70.sparql	96	stress	1572	1326	11.326186851	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split70.sparql	98	stress	215	1326	46.797042677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split70.sparql	97	stress	402	1326	9.65536883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split40.sparql	1	warmup	114	0	1.615396504	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split40.sparql	96	stress	692	0	21.283586072000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split40.sparql	98	stress	1900	0	1.17593286	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split40.sparql	97	stress	1763	0	46.780026798	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split40.sparql	1	warmup	115	37	0.042290903	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split40.sparql	96	stress	68	37	0.654747223	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split40.sparql	98	stress	537	37	1.063714582	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split40.sparql	97	stress	728	37	0.7791557859999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split13.sparql	1	warmup	116	1239	10.054330984	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split13.sparql	96	stress	1160	1239	50.865878568999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split13.sparql	98	stress	1482	1239	86.91667159299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split13.sparql	97	stress	1889	1239	43.542423753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split59.sparql	1	warmup	117	181	1.465826667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split59.sparql	96	stress	1656	181	10.3628388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split59.sparql	98	stress	533	181	25.073396656	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split59.sparql	97	stress	1280	181	9.549456707000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split80.sparql	1	warmup	118	0	0.505984756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split80.sparql	96	stress	775	0	14.515451172	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split80.sparql	98	stress	541	0	1.5246725890000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split80.sparql	97	stress	1083	0	6.173331127999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split14.sparql	1	warmup	119	0	0.042314992	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split14.sparql	96	stress	111	0	0.152759759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split14.sparql	98	stress	632	0	0.129816822	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split14.sparql	97	stress	591	0	0.259020144	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split53.sparql	1	warmup	120	1	0.043259837999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split53.sparql	96	stress	1942	1	0.279160593	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split53.sparql	98	stress	931	1	0.825941954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split53.sparql	97	stress	1521	1	0.5359972860000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split86.sparql	1	warmup	121	1728	7.2434753370000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split86.sparql	96	stress	563	1728	27.841228366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split86.sparql	98	stress	998	1728	69.36942882299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split86.sparql	97	stress	1636	1728	64.459166096	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split58.sparql	1	warmup	122	5898	9.198147105	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split58.sparql	96	stress	284	5898	172.48385372400003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split58.sparql	98	stress	115	5898	163.356055755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split58.sparql	97	stress	122	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split89.sparql	1	warmup	123	54	0.04922821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split89.sparql	96	stress	1690	54	1.139812981	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split89.sparql	98	stress	1675	54	0.133739157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split89.sparql	97	stress	1561	54	2.8218056519999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split12.sparql	1	warmup	124	3448	4.48741439	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split12.sparql	96	stress	383	3448	45.955880023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split12.sparql	98	stress	1034	3448	91.009922805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split12.sparql	97	stress	329	3448	31.986017533000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split44.sparql	1	warmup	125	0	0.841666412	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split44.sparql	96	stress	1218	0	99.31645967899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split44.sparql	98	stress	1858	0	84.64289577800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split44.sparql	97	stress	1520	0	41.469815449	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split7.sparql	1	warmup	126	0	0.0351527	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split7.sparql	96	stress	1191	0	0.203089646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split7.sparql	98	stress	1806	0	0.223978612	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split7.sparql	97	stress	881	0	0.099957864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split60.sparql	1	warmup	127	26082	138.559846709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split60.sparql	96	stress	214	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split60.sparql	98	stress	749	26082	185.157012676	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split60.sparql	97	stress	499	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split79.sparql	1	warmup	128	3380	12.033370662000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split79.sparql	96	stress	175	3380	50.284718463000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split79.sparql	98	stress	411	3380	91.55715746700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split79.sparql	97	stress	1812	3380	119.915076721	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split32.sparql	1	warmup	129	15	0.032789689000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split32.sparql	96	stress	1646	15	0.409246055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split32.sparql	98	stress	418	15	0.29511925899999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split32.sparql	97	stress	462	15	1.0001943640000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split75.sparql	1	warmup	130	10	0.575754428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split75.sparql	96	stress	423	10	8.599102727	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split75.sparql	98	stress	1629	10	6.530864066	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split75.sparql	97	stress	516	10	2.602454581	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split20.sparql	1	warmup	131	251	1.733982092	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split20.sparql	96	stress	1416	251	12.267173109000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split20.sparql	98	stress	940	251	21.073934798	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split20.sparql	97	stress	1718	251	15.650581904000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split47.sparql	1	warmup	132	4122	27.725814183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split47.sparql	96	stress	1536	4122	202.235031836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split47.sparql	98	stress	934	4122	235.111333668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split47.sparql	97	stress	135	4122	223.685231902	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split56.sparql	1	warmup	133	8008	2.309351905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split56.sparql	96	stress	193	8008	249.96649224400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split56.sparql	98	stress	1	8008	191.56742879100003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split56.sparql	97	stress	1813	8008	283.71905575700004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split28.sparql	1	warmup	134	2867	4.618208965	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split28.sparql	96	stress	451	2867	16.010696405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split28.sparql	98	stress	1630	2867	59.181848273	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split28.sparql	97	stress	202	2867	117.470190209	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split82.sparql	1	warmup	135	342	16.893818347	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split82.sparql	96	stress	1766	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split82.sparql	98	stress	66	342	39.599672463000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split82.sparql	97	stress	1020	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split23.sparql	1	warmup	136	1435	9.533485441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split23.sparql	96	stress	1339	1435	81.805773441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split23.sparql	98	stress	1133	1435	205.759903883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split23.sparql	97	stress	1457	1435	90.96702653	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split74.sparql	1	warmup	137	11	0.037082928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split74.sparql	96	stress	1926	11	0.068900957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split74.sparql	98	stress	1543	11	0.638516289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split74.sparql	97	stress	99	11	0.7900907690000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split68.sparql	1	warmup	138	0	0.9250342690000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split68.sparql	96	stress	378	0	23.679793419000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split68.sparql	98	stress	543	0	21.083065145	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split68.sparql	97	stress	879	0	43.479325196000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split5.sparql	1	warmup	139	0	0.033209587	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split5.sparql	96	stress	346	0	0.139247379	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split5.sparql	98	stress	369	0	0.17460919000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split5.sparql	97	stress	819	0	0.089530838	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split68.sparql	1	warmup	140	969	0.645853611	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split68.sparql	96	stress	249	969	27.545894846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split68.sparql	98	stress	404	969	74.185359228	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split68.sparql	97	stress	63	969	2.842164561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split63.sparql	1	warmup	141	342	16.915739037999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split63.sparql	96	stress	1964	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split63.sparql	98	stress	263	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split63.sparql	97	stress	1074	342	23.293998455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split52.sparql	1	warmup	142	365	1.42285159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split52.sparql	96	stress	1245	365	4.112289073	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split52.sparql	98	stress	1171	365	11.617198945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split52.sparql	97	stress	1341	365	10.421485366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split75.sparql	1	warmup	143	1424	6.107856086	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split75.sparql	96	stress	1047	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split75.sparql	98	stress	900	1424	50.290108228	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split75.sparql	97	stress	328	1424	115.049645345	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split23.sparql	1	warmup	144	0	0.031731182999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split23.sparql	96	stress	264	0	0.149671021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split23.sparql	98	stress	748	0	0.09035908699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split23.sparql	97	stress	1568	0	0.06970995099999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split66.sparql	1	warmup	145	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split66.sparql	96	stress	1199	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split66.sparql	98	stress	963	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split66.sparql	97	stress	996	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split88.sparql	1	warmup	146	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split88.sparql	96	stress	889	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split88.sparql	98	stress	774	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split88.sparql	97	stress	357	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split96.sparql	1	warmup	147	0	0.037983958	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split96.sparql	96	stress	1267	0	0.07327531899999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split96.sparql	98	stress	1876	0	0.1771417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split96.sparql	97	stress	137	0	0.18956566100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split35.sparql	1	warmup	148	852	11.227616440999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split35.sparql	96	stress	913	852	16.328719620999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split35.sparql	98	stress	1271	852	14.793160135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split35.sparql	97	stress	904	852	54.439731558000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split85.sparql	1	warmup	149	913	11.295152531	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split85.sparql	96	stress	1137	913	7.897385285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split85.sparql	98	stress	526	913	78.793928185	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split85.sparql	97	stress	1546	913	8.394793489	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split54.sparql	1	warmup	150	99	1.91483983	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split54.sparql	96	stress	1009	99	2.5812581260000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split54.sparql	98	stress	1100	99	3.435161581	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split54.sparql	97	stress	1658	99	5.654798757000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split3.sparql	1	warmup	151	292	4.556664922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split3.sparql	96	stress	1297	292	10.38048173	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split3.sparql	98	stress	542	292	20.710935137	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split3.sparql	97	stress	1684	292	15.236689035	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split81.sparql	1	warmup	152	1424	76.62148246299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split81.sparql	96	stress	1549	1424	34.586141328000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split81.sparql	98	stress	1572	1424	6.530693092000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split81.sparql	97	stress	1387	1424	6.6707838839999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split40.sparql	1	warmup	153	13001	109.343583149	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split40.sparql	96	stress	114	13001	65.64941894100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split40.sparql	98	stress	136	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split40.sparql	97	stress	1601	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split91.sparql	1	warmup	154	114	4.3949839709999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split91.sparql	96	stress	1610	114	1.697386244	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split91.sparql	98	stress	956	114	10.966365213	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split91.sparql	97	stress	941	114	0.722669178	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split92.sparql	1	warmup	155	426	11.619146962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split92.sparql	96	stress	902	426	14.757957744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split92.sparql	98	stress	1235	426	13.283354529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split92.sparql	97	stress	1610	426	25.965856563000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split93.sparql	1	warmup	156	318	6.847002398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split93.sparql	96	stress	1988	318	27.29788787	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split93.sparql	98	stress	1127	318	32.259530633000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split93.sparql	97	stress	1076	318	16.544622717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split61.sparql	1	warmup	157	2161	32.195754338	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split61.sparql	96	stress	1639	2161	127.693563456	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split61.sparql	98	stress	1805	2161	102.52198626200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split61.sparql	97	stress	447	2161	82.56776484800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split78.sparql	1	warmup	158	492	7.807736417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split78.sparql	96	stress	1379	492	28.892804399	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split78.sparql	98	stress	1465	492	33.149234545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split78.sparql	97	stress	530	492	22.598413846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split0.sparql	1	warmup	159	3191	38.596452262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split0.sparql	96	stress	1152	3191	167.659000825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split0.sparql	98	stress	1759	3191	65.86931519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split0.sparql	97	stress	1184	3191	83.298189181	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split86.sparql	1	warmup	160	37	0.277083917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split86.sparql	96	stress	35	37	0.6251177410000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split86.sparql	98	stress	220	37	0.658079775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split86.sparql	97	stress	513	37	0.262493003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split66.sparql	1	warmup	161	1424	7.544960427	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split66.sparql	96	stress	783	1424	160.506314726	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split66.sparql	98	stress	1138	1424	161.40549254	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split66.sparql	97	stress	1470	1424	6.271466511	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split79.sparql	1	warmup	162	0	0.111769404	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split79.sparql	96	stress	167	0	0.49826618799999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split79.sparql	98	stress	555	0	0.336081429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split79.sparql	97	stress	864	0	0.18046772100000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split26.sparql	1	warmup	163	0	6.812072874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split26.sparql	96	stress	295	0	10.156785171000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split26.sparql	98	stress	1099	0	1.194677032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split26.sparql	97	stress	747	0	1.228091908	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split76.sparql	1	warmup	164	1045	8.098794287999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split76.sparql	96	stress	1772	1045	14.208553165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split76.sparql	98	stress	512	1045	2.457913076	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split76.sparql	97	stress	628	1045	36.183676645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split89.sparql	1	warmup	165	2	0.20667480600000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split89.sparql	96	stress	1286	2	0.6714313820000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split89.sparql	98	stress	194	2	0.937907407	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split89.sparql	97	stress	1488	2	0.609291398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split60.sparql	1	warmup	166	1	0.061531338	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split60.sparql	96	stress	957	1	0.060159327	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split60.sparql	98	stress	1421	1	0.14155501	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split60.sparql	97	stress	1704	1	0.157884035	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split59.sparql	1	warmup	167	4976	23.392713090999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split59.sparql	96	stress	1264	4976	18.733747975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split59.sparql	98	stress	1650	4976	62.93061183100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split59.sparql	97	stress	1848	4976	76.02366763100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split27.sparql	1	warmup	168	0	1.1670544459999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split27.sparql	96	stress	1509	0	2.500626353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split27.sparql	98	stress	1116	0	11.012058751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split27.sparql	97	stress	1313	0	5.182646998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split1.sparql	1	warmup	169	37	0.203166945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split1.sparql	96	stress	1225	37	0.329316667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split1.sparql	98	stress	241	37	0.143075846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split1.sparql	97	stress	193	37	1.6955935619999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split67.sparql	1	warmup	170	2758	21.101334673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split67.sparql	96	stress	1465	2758	48.518081901	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split67.sparql	98	stress	1671	2758	36.326531813	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split67.sparql	97	stress	1061	2758	63.828228216999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split84.sparql	1	warmup	171	5976	58.057478388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split84.sparql	96	stress	1057	5976	162.038050167	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split84.sparql	98	stress	1762	5976	121.47393631	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split84.sparql	97	stress	674	5976	154.001889447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split70.sparql	1	warmup	172	36	1.245680773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split70.sparql	96	stress	498	36	4.697569956000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split70.sparql	98	stress	1840	36	2.767914481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split70.sparql	97	stress	829	36	3.035465517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split47.sparql	1	warmup	173	969	1.03953503	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split47.sparql	96	stress	933	969	26.140880443	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split47.sparql	98	stress	806	969	71.205825717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split47.sparql	97	stress	1953	969	25.19557426	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split20.sparql	1	warmup	174	401	3.661272691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split20.sparql	96	stress	855	401	11.970286638	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split20.sparql	98	stress	1574	401	7.367226967000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split20.sparql	97	stress	1673	401	14.954920635	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split7.sparql	1	warmup	175	2	0.16346106	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split7.sparql	96	stress	106	2	0.37656707700000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split7.sparql	98	stress	319	2	0.699381329	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split7.sparql	97	stress	391	2	0.460176949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split85.sparql	1	warmup	176	2758	1.0020423840000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split85.sparql	96	stress	642	2758	51.685003038999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split85.sparql	98	stress	1600	2758	89.91285968599999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split85.sparql	97	stress	1750	2758	68.962758378	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split7.sparql	1	warmup	177	1424	7.2471603139999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split7.sparql	96	stress	1176	1424	6.945511781	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split7.sparql	98	stress	1459	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split7.sparql	97	stress	1080	1424	8.204410031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split98.sparql	1	warmup	178	426	0.479953468	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split98.sparql	96	stress	1049	426	32.212864126999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split98.sparql	98	stress	1025	426	25.806479046	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split98.sparql	97	stress	1819	426	25.683541966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split79.sparql	1	warmup	179	49	0.988176446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split79.sparql	96	stress	1385	49	6.400900891	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split79.sparql	98	stress	1172	49	10.642100357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split79.sparql	97	stress	313	49	18.879193095999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split50.sparql	1	warmup	180	0	0.044797727	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split50.sparql	96	stress	1750	0	0.197163686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split50.sparql	98	stress	1019	0	0.15865517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split50.sparql	97	stress	450	0	0.164546875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split49.sparql	1	warmup	181	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split49.sparql	96	stress	511	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split49.sparql	98	stress	1580	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split49.sparql	97	stress	1012	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split18.sparql	1	warmup	182	1424	6.608846506	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split18.sparql	96	stress	846	1424	16.084414944000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split18.sparql	98	stress	1882	1424	7.54962411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split18.sparql	97	stress	1917	1424	7.357096142	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split82.sparql	1	warmup	183	104	4.04860179	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split82.sparql	96	stress	1378	104	15.985273897	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split82.sparql	98	stress	809	104	5.902393088999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split82.sparql	97	stress	293	104	22.086668625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split60.sparql	1	warmup	184	0	29.309381735	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split60.sparql	96	stress	1395	0	116.48040505799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split60.sparql	98	stress	72	0	28.425158880999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split60.sparql	97	stress	404	0	1.39187958	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split93.sparql	1	warmup	185	3521	21.006912762	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split93.sparql	96	stress	757	3521	84.549311675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split93.sparql	98	stress	1449	3521	1.791873474	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split93.sparql	97	stress	839	3521	74.794616182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split96.sparql	1	warmup	186	47	1.77415565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split96.sparql	96	stress	2	47	4.71058246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split96.sparql	98	stress	1575	47	1.6588594980000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split96.sparql	97	stress	668	47	0.930431642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split46.sparql	1	warmup	187	114	1.176013328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split46.sparql	96	stress	1760	114	0.845145281	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split46.sparql	98	stress	1736	114	7.27816849	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split46.sparql	97	stress	491	114	76.38836434	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split9.sparql	1	warmup	188	1	0.1283555	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split9.sparql	96	stress	66	1	0.471991229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split9.sparql	98	stress	746	1	0.474120404	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split9.sparql	97	stress	1089	1	0.285766284	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split55.sparql	1	warmup	189	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split55.sparql	96	stress	316	342	26.564550636	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split55.sparql	98	stress	344	342	27.586358561999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split55.sparql	97	stress	1682	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split4.sparql	1	warmup	190	14	2.743345993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split4.sparql	96	stress	1803	14	7.347408825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split4.sparql	98	stress	1094	14	2.809256655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split4.sparql	97	stress	459	14	9.411335079	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split24.sparql	1	warmup	191	119	5.399910243	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split24.sparql	96	stress	1958	119	9.896792513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split24.sparql	98	stress	960	119	6.105763412000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split24.sparql	97	stress	295	119	17.378696126999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split81.sparql	1	warmup	192	8712	92.03052803700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split81.sparql	96	stress	569	8712	241.20186362599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split81.sparql	98	stress	1139	8712	156.810967124	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split81.sparql	97	stress	1665	8712	215.01489319200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split52.sparql	1	warmup	193	0	0.037808687999999986	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split52.sparql	96	stress	519	0	0.241715928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split52.sparql	98	stress	966	0	0.139642195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split52.sparql	97	stress	1169	0	0.8197421999999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split53.sparql	1	warmup	194	56	0.618871442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split53.sparql	96	stress	1240	56	4.466530337	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split53.sparql	98	stress	886	56	7.708999238	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split53.sparql	97	stress	1804	56	8.260278198	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split60.sparql	1	warmup	195	1003	4.861809987	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split60.sparql	96	stress	148	1003	31.912838809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split60.sparql	98	stress	1389	1003	44.67562254600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split60.sparql	97	stress	93	1003	54.262726905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split79.sparql	1	warmup	196	5846	15.013684068	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split79.sparql	96	stress	1712	5846	115.106085513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split79.sparql	98	stress	224	5846	111.503228285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split79.sparql	97	stress	1608	5846	230.18020841900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split32.sparql	1	warmup	197	0	8.272767833	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split32.sparql	96	stress	780	0	34.949218597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split32.sparql	98	stress	1646	0	26.742948929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split32.sparql	97	stress	663	0	19.734929235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split81.sparql	1	warmup	198	162	1.2115281999999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split81.sparql	96	stress	1387	162	6.407894725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split81.sparql	98	stress	631	162	2.189620351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split81.sparql	97	stress	952	162	2.196362396	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split79.sparql	1	warmup	199	16	0.050192259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split79.sparql	96	stress	1805	16	0.36179290000000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split79.sparql	98	stress	836	16	0.278217001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split79.sparql	97	stress	160	16	0.5440152779999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split48.sparql	1	warmup	200	969	0.906794424	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split48.sparql	96	stress	1977	969	20.640087779	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split48.sparql	98	stress	626	969	0.76951018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split48.sparql	97	stress	1578	969	6.318362087000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split93.sparql	1	warmup	201	1174	1.215107229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split93.sparql	96	stress	1802	1174	39.541443815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split93.sparql	98	stress	1095	1174	8.296539212999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split93.sparql	97	stress	226	1174	28.709842765	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split28.sparql	1	warmup	202	0	1.1174438640000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split28.sparql	96	stress	723	0	124.561838931	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split28.sparql	98	stress	479	0	3.1974460160000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split28.sparql	97	stress	1633	0	4.844748453999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split39.sparql	1	warmup	203	1003	0.389009815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split39.sparql	96	stress	1050	1003	66.115508566	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split39.sparql	98	stress	983	1003	47.837903186999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split39.sparql	97	stress	565	1003	24.615710726	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split83.sparql	1	warmup	204	371	2.5424918880000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split83.sparql	96	stress	1331	371	18.63553215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split83.sparql	98	stress	1161	371	17.552164661	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split83.sparql	97	stress	1912	371	12.025504189000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split81.sparql	1	warmup	205	0	1.097866368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split81.sparql	96	stress	1687	0	60.987979247000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split81.sparql	98	stress	482	0	2.023638786	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split81.sparql	97	stress	1323	0	2.996778069	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split69.sparql	1	warmup	206	16363	91.30972581299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split69.sparql	96	stress	161	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split69.sparql	98	stress	1121	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split69.sparql	97	stress	1886	16363	121.915742066	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split93.sparql	1	warmup	207	0	0.559049178	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split93.sparql	96	stress	1553	0	0.720303632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split93.sparql	98	stress	642	0	2.286436693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split93.sparql	97	stress	1042	0	1.207937649	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split16.sparql	1	warmup	208	1331	7.812052569	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split16.sparql	96	stress	864	1331	51.320908646999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split16.sparql	98	stress	419	1331	24.783120774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split16.sparql	97	stress	1111	1331	12.878858994000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split70.sparql	1	warmup	209	0	0.037915895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split70.sparql	96	stress	752	0	0.13799879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split70.sparql	98	stress	225	0	0.101985367	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split70.sparql	97	stress	517	0	0.054769349	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split35.sparql	1	warmup	210	0	0.031276137999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split35.sparql	96	stress	258	0	0.190395846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split35.sparql	98	stress	883	0	0.20233994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split35.sparql	97	stress	452	0	0.16009791	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split52.sparql	1	warmup	211	969	0.6422882839999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split52.sparql	96	stress	1881	969	2.00377213	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split52.sparql	98	stress	4	969	39.857643494	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split52.sparql	97	stress	1349	969	24.182016763000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split51.sparql	1	warmup	212	21	0.100915519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split51.sparql	96	stress	989	21	1.839663221	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split51.sparql	98	stress	662	21	3.260077528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split51.sparql	97	stress	612	21	1.788277745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split59.sparql	1	warmup	213	0	0.033393694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split59.sparql	96	stress	1101	0	0.163366974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split59.sparql	98	stress	893	0	0.092052196	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split59.sparql	97	stress	1571	0	0.087746726	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split28.sparql	1	warmup	214	54	0.15028821199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split28.sparql	96	stress	1885	54	0.23240887899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split28.sparql	98	stress	1264	54	2.558692328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split28.sparql	97	stress	1837	54	2.279308024	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split60.sparql	1	warmup	215	0	1.028573262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split60.sparql	96	stress	1737	0	23.790598043000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split60.sparql	98	stress	1913	0	1.163670339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split60.sparql	97	stress	1065	0	16.547967580999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split20.sparql	1	warmup	216	0	0.034054351000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split20.sparql	96	stress	731	0	0.178194558	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split20.sparql	98	stress	527	0	0.204985026	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split20.sparql	97	stress	634	0	0.08982337300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split65.sparql	1	warmup	217	342	18.348456081	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split65.sparql	96	stress	216	342	205.591638229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split65.sparql	98	stress	1557	342	20.850026888	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split65.sparql	97	stress	541	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split79.sparql	1	warmup	218	16363	4.701570375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split79.sparql	96	stress	1922	16363	278.79166274399995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split79.sparql	98	stress	744	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split79.sparql	97	stress	1497	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split30.sparql	1	warmup	219	0	0.034466622	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split30.sparql	96	stress	1593	0	0.095055301	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split30.sparql	98	stress	628	0	0.06312092400000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split30.sparql	97	stress	289	0	0.159699158	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split32.sparql	1	warmup	220	1424	38.46217474	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split32.sparql	96	stress	1476	1424	6.770585429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split32.sparql	98	stress	1504	1424	10.267798827	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split32.sparql	97	stress	1383	1424	9.072507526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split65.sparql	1	warmup	221	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split65.sparql	96	stress	330	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split65.sparql	98	stress	1533	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split65.sparql	97	stress	1202	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split20.sparql	1	warmup	222	0	14.192748143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split20.sparql	96	stress	1731	0	55.575428953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split20.sparql	98	stress	1776	0	148.56533043800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split20.sparql	97	stress	1501	0	92.19608161299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split74.sparql	1	warmup	223	0	1.7335179040000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split74.sparql	96	stress	871	0	55.762261218999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split74.sparql	98	stress	855	0	1.6040624980000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split74.sparql	97	stress	1833	0	66.530244289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split68.sparql	1	warmup	224	30	0.5602243979999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split68.sparql	96	stress	1127	30	1.4449801169999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split68.sparql	98	stress	1850	30	2.705870712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split68.sparql	97	stress	62	30	0.55767554	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split4.sparql	1	warmup	225	127	4.31475725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split4.sparql	96	stress	200	127	5.256340521	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split4.sparql	98	stress	640	127	14.520679735	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split4.sparql	97	stress	997	127	6.924181095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split92.sparql	1	warmup	226	969	3.440580101	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split92.sparql	96	stress	1668	969	47.568211077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split92.sparql	98	stress	265	969	92.845443705	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split92.sparql	97	stress	593	969	4.353264147	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split83.sparql	1	warmup	227	342	25.572291341	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split83.sparql	96	stress	848	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split83.sparql	98	stress	196	342	181.374308147	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split83.sparql	97	stress	424	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split75.sparql	1	warmup	228	30866	155.971045742	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split75.sparql	96	stress	1630	30866	53.35382415	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split75.sparql	98	stress	964	30866	254.531844526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split75.sparql	97	stress	248	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split10.sparql	1	warmup	229	0	0.089485687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split10.sparql	96	stress	1904	0	0.30619192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split10.sparql	98	stress	873	0	0.210513323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split10.sparql	97	stress	636	0	0.856133789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split95.sparql	1	warmup	230	165	2.683258558	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split95.sparql	96	stress	710	165	3.935366373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split95.sparql	98	stress	315	165	20.011885612	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split95.sparql	97	stress	15	165	4.9649483499999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split52.sparql	1	warmup	231	156	6.690489741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split52.sparql	96	stress	1586	156	10.009599617000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split52.sparql	98	stress	1219	156	8.393838235999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split52.sparql	97	stress	1210	156	7.624580076999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split58.sparql	1	warmup	232	114	1.0936306059999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split58.sparql	96	stress	1861	114	17.13772463	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split58.sparql	98	stress	627	114	0.7189127329999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split58.sparql	97	stress	68	114	0.849455645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split87.sparql	1	warmup	233	6012	32.90269842	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split87.sparql	96	stress	186	6012	195.823007836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split87.sparql	98	stress	1373	6012	251.79171905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split87.sparql	97	stress	1058	6012	159.716295845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split38.sparql	1	warmup	234	1	0.026439489	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split38.sparql	96	stress	1526	1	0.164550766	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split38.sparql	98	stress	1823	1	0.227561297	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split38.sparql	97	stress	187	1	0.33305286100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split90.sparql	1	warmup	235	0	1.5018457440000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split90.sparql	96	stress	86	0	1.293427197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split90.sparql	98	stress	38	0	3.003036883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split90.sparql	97	stress	1800	0	3.284395187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split51.sparql	1	warmup	236	114	0.6274257169999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split51.sparql	96	stress	1183	114	4.375485178	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split51.sparql	98	stress	528	114	67.88827306600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split51.sparql	97	stress	1753	114	16.869409296999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split18.sparql	1	warmup	237	10	0.045286576	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split18.sparql	96	stress	36	10	0.390584462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split18.sparql	98	stress	1206	10	0.141225241	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split18.sparql	97	stress	989	10	0.6762707299999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split4.sparql	1	warmup	238	2	0.02726499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split4.sparql	96	stress	1504	2	0.207272893	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split4.sparql	98	stress	1967	2	0.22437023399999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split4.sparql	97	stress	489	2	0.623427643	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split92.sparql	1	warmup	239	8712	24.150911686999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split92.sparql	96	stress	1544	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split92.sparql	98	stress	994	8712	30.180256434	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split92.sparql	97	stress	361	8712	157.37677103500005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split96.sparql	1	warmup	240	3508	10.207360674	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split96.sparql	96	stress	1694	3508	63.509312357000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split96.sparql	98	stress	433	3508	61.108607925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split96.sparql	97	stress	444	3508	79.434525158	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split57.sparql	1	warmup	241	48	0.12663276699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split57.sparql	96	stress	47	48	4.225287142	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split57.sparql	98	stress	326	48	4.041670882	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split57.sparql	97	stress	417	48	1.414023619	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split89.sparql	1	warmup	242	53	0.10939830199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split89.sparql	96	stress	929	53	1.103439482	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split89.sparql	98	stress	1247	53	3.245304022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split89.sparql	97	stress	570	53	2.7731352819999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split57.sparql	1	warmup	243	0	0.033965854000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split57.sparql	96	stress	1765	0	0.094600398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split57.sparql	98	stress	1143	0	0.146883701	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split57.sparql	97	stress	650	0	0.09254391199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split56.sparql	1	warmup	244	5327	24.238801231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split56.sparql	96	stress	259	5327	6.121670109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split56.sparql	98	stress	554	5327	242.94003703400003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split56.sparql	97	stress	1477	5327	158.54959286500005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split77.sparql	1	warmup	245	26082	42.05583845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split77.sparql	96	stress	1212	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split77.sparql	98	stress	1322	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split77.sparql	97	stress	1266	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split65.sparql	1	warmup	246	1424	44.632790394	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split65.sparql	96	stress	1517	1424	5.753004145	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split65.sparql	98	stress	715	1424	11.250044922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split65.sparql	97	stress	1593	1424	210.059543262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split51.sparql	1	warmup	247	11	0.047202227	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split51.sparql	96	stress	1512	11	0.306259738	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split51.sparql	98	stress	1250	11	0.5010218719999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split51.sparql	97	stress	387	11	0.318681589	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split94.sparql	1	warmup	248	4	0.035092612	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split94.sparql	96	stress	150	4	0.329848256	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split94.sparql	98	stress	199	4	0.49189329	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split94.sparql	97	stress	1447	4	0.293239601	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split69.sparql	1	warmup	249	114	0.624841441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split69.sparql	96	stress	892	114	39.07134691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split69.sparql	98	stress	739	114	80.451910551	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split69.sparql	97	stress	1254	114	46.52970341899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split35.sparql	1	warmup	250	64	0.359032966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split35.sparql	96	stress	1632	64	4.134283653000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split35.sparql	98	stress	1701	64	12.968371257000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split35.sparql	97	stress	1774	64	65.714692752	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split99.sparql	1	warmup	251	5851	9.944244887	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split99.sparql	96	stress	1166	5851	129.209993944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split99.sparql	98	stress	1426	5851	137.04695997299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split99.sparql	97	stress	461	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split89.sparql	1	warmup	252	207	0.402929839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split89.sparql	96	stress	1132	207	20.004429323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split89.sparql	98	stress	621	207	1.3529457759999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split89.sparql	97	stress	374	207	87.323216246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split0.sparql	1	warmup	253	976	1.903837754	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split0.sparql	96	stress	116	976	41.051747596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split0.sparql	98	stress	1190	976	1.04541813	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split0.sparql	97	stress	1707	976	64.38552533800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split77.sparql	1	warmup	254	0	0.036098771	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split77.sparql	96	stress	813	0	0.20712893699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split77.sparql	98	stress	823	0	0.178516313	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split77.sparql	97	stress	706	0	0.314904812	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split81.sparql	1	warmup	255	5870	8.615076633000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split81.sparql	96	stress	701	5870	266.343942741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split81.sparql	98	stress	1145	5870	104.52359002899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split81.sparql	97	stress	242	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split17.sparql	1	warmup	256	0	0.5206828490000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split17.sparql	96	stress	199	0	1.129467044	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split17.sparql	98	stress	240	0	1.1440927959999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split17.sparql	97	stress	619	0	11.214398567	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split2.sparql	1	warmup	257	1196	4.07491997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split2.sparql	96	stress	1804	1196	33.839116021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split2.sparql	98	stress	637	1196	27.017832733000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split2.sparql	97	stress	1540	1196	23.217975474	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split83.sparql	1	warmup	258	4	0.038957403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split83.sparql	96	stress	489	4	1.266040882	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split83.sparql	98	stress	26	4	1.497083868	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split83.sparql	97	stress	976	4	0.658734272	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split22.sparql	1	warmup	259	61	0.096473103	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split22.sparql	96	stress	1654	61	1.835555355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split22.sparql	98	stress	105	61	0.7037320690000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split22.sparql	97	stress	419	61	2.188822853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split31.sparql	1	warmup	260	56	0.298677165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split31.sparql	96	stress	1520	56	6.00953818	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split31.sparql	98	stress	40	56	4.966094488	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split31.sparql	97	stress	1372	56	6.018823306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split85.sparql	1	warmup	261	10	0.035661728999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split85.sparql	96	stress	1228	10	0.378622005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split85.sparql	98	stress	1792	10	0.375894934	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split85.sparql	97	stress	1009	10	0.540672354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split35.sparql	1	warmup	262	0	0.7683638110000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split35.sparql	96	stress	1992	0	1.312311287	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split35.sparql	98	stress	421	0	1.325280473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split35.sparql	97	stress	1015	0	25.962287556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split16.sparql	1	warmup	263	300	0.6422053590000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split16.sparql	96	stress	1116	300	5.5540435740000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split16.sparql	98	stress	1565	300	5.3918240410000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split16.sparql	97	stress	1098	300	10.427942717999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split63.sparql	1	warmup	264	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split63.sparql	96	stress	578	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split63.sparql	98	stress	1394	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split63.sparql	97	stress	1195	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split5.sparql	1	warmup	265	342	205.251910477	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split5.sparql	96	stress	988	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split5.sparql	98	stress	1964	342	41.080826095999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split5.sparql	97	stress	278	342	25.508333589000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split41.sparql	1	warmup	266	0	0.051233707999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split41.sparql	96	stress	697	0	0.234790709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split41.sparql	98	stress	1818	0	0.103580036	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split41.sparql	97	stress	494	0	0.163339718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split7.sparql	1	warmup	267	0	19.429756264	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split7.sparql	96	stress	796	0	9.322488065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split7.sparql	98	stress	475	0	26.966991060999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split7.sparql	97	stress	1519	0	27.580619168000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split55.sparql	1	warmup	268	2063	20.109811769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split55.sparql	96	stress	266	2063	83.672403699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split55.sparql	98	stress	1837	2063	88.020671305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split55.sparql	97	stress	1028	2063	126.31632215100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split26.sparql	1	warmup	269	1728	20.376036738	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split26.sparql	96	stress	1026	1728	107.068978485	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split26.sparql	98	stress	1486	1728	90.418487392	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split26.sparql	97	stress	9	1728	85.683986597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split38.sparql	1	warmup	270	0	1.1657552020000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split38.sparql	96	stress	1154	0	1.301372218	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split38.sparql	98	stress	584	0	32.067743283	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split38.sparql	97	stress	1242	0	1.0656026440000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split91.sparql	1	warmup	271	99	2.092526787	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split91.sparql	96	stress	1053	99	4.457844457	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split91.sparql	98	stress	726	99	2.7501946480000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split91.sparql	97	stress	604	99	2.731042617	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split7.sparql	1	warmup	272	5457	61.247694346	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split7.sparql	96	stress	1726	5457	229.400029093	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split7.sparql	98	stress	756	5457	171.752180227	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split7.sparql	97	stress	70	5457	128.804486854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split18.sparql	1	warmup	273	0	0.056687737	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split18.sparql	96	stress	533	0	0.14721152199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split18.sparql	98	stress	1032	0	0.110344484	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split18.sparql	97	stress	1847	0	0.11683699199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split87.sparql	1	warmup	274	3530	20.636465953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split87.sparql	96	stress	1840	3530	89.564631785	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split87.sparql	98	stress	920	3530	70.951068936	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split87.sparql	97	stress	123	3530	100.39476532	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split0.sparql	1	warmup	275	114	1.0402774099999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split0.sparql	96	stress	880	114	68.591887172	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split0.sparql	98	stress	1286	114	0.38890227200000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split0.sparql	97	stress	195	114	41.069120886	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split66.sparql	1	warmup	276	0	0.039792643	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split66.sparql	96	stress	942	0	0.10829260800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split66.sparql	98	stress	868	0	0.13985247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split66.sparql	97	stress	351	0	0.115218818	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split13.sparql	1	warmup	277	2351	7.740429299	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split13.sparql	96	stress	619	2351	32.084328831	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split13.sparql	98	stress	1305	2351	1.0450512459999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split13.sparql	97	stress	1614	2351	3.4063240539999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split73.sparql	1	warmup	278	1424	35.950479019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split73.sparql	96	stress	1445	1424	127.31738631399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split73.sparql	98	stress	1388	1424	42.775624371	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split73.sparql	97	stress	605	1424	6.443708141	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split14.sparql	1	warmup	279	3	0.049714339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split14.sparql	96	stress	971	3	0.6893136459999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split14.sparql	98	stress	1895	3	0.554803865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split14.sparql	97	stress	1674	3	0.752896372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split84.sparql	1	warmup	280	0	0.8237166859999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split84.sparql	96	stress	419	0	47.033808893999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split84.sparql	98	stress	839	0	0.9835343259999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split84.sparql	97	stress	409	0	8.925802351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split91.sparql	1	warmup	281	1424	4.432623512999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split91.sparql	96	stress	1490	1424	7.175843017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split91.sparql	98	stress	1695	1424	5.553416959	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split91.sparql	97	stress	1666	1424	41.703961228000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split74.sparql	1	warmup	282	39	0.047222536	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split74.sparql	96	stress	1918	39	1.10221364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split74.sparql	98	stress	264	39	3.0352224760000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split74.sparql	97	stress	1121	39	1.010396549	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split65.sparql	1	warmup	283	389	3.709116187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split65.sparql	96	stress	1642	389	24.673131683	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split65.sparql	98	stress	690	389	23.232055885999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split65.sparql	97	stress	1351	389	36.770484997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split21.sparql	1	warmup	284	565	4.935180446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split21.sparql	96	stress	785	565	22.117637793000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split21.sparql	98	stress	1766	565	43.070063461000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split21.sparql	97	stress	1934	565	26.55159989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split91.sparql	1	warmup	285	2864	12.614346935999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split91.sparql	96	stress	1886	2864	113.872925915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split91.sparql	98	stress	36	2864	77.439627115	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split91.sparql	97	stress	673	2864	88.52633424	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split24.sparql	1	warmup	286	114	0.668817407	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split24.sparql	96	stress	1749	114	1.7631813079999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split24.sparql	98	stress	1054	114	5.800296478	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split24.sparql	97	stress	66	114	1.0264061160000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split37.sparql	1	warmup	287	81	0.171087585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split37.sparql	96	stress	1596	81	2.087550911	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split37.sparql	98	stress	169	81	3.1881110639999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split37.sparql	97	stress	1097	81	2.9218750140000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split49.sparql	1	warmup	288	52	0.148147139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split49.sparql	96	stress	1038	52	5.075895077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split49.sparql	98	stress	174	52	2.94355224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split49.sparql	97	stress	1071	52	4.691902905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split31.sparql	1	warmup	289	0	0.7825231669999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split31.sparql	96	stress	1929	0	1.835002856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split31.sparql	98	stress	1973	0	2.979774281	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split31.sparql	97	stress	669	0	9.603264652	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split39.sparql	1	warmup	290	5	0.057792626	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split39.sparql	96	stress	1412	5	0.6726305109999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split39.sparql	98	stress	53	5	1.04336881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split39.sparql	97	stress	1908	5	0.614564883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split78.sparql	1	warmup	291	0	0.033163615	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split78.sparql	96	stress	990	0	0.112574836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split78.sparql	98	stress	1912	0	0.036230005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split78.sparql	97	stress	206	0	0.16435903899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split56.sparql	1	warmup	292	5848	12.213233945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split56.sparql	96	stress	1155	5848	209.712184316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split56.sparql	98	stress	916	5848	232.084507929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split56.sparql	97	stress	124	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split32.sparql	1	warmup	293	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split32.sparql	96	stress	1278	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split32.sparql	98	stress	600	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split32.sparql	97	stress	821	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split91.sparql	1	warmup	294	2	0.09036233	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split91.sparql	96	stress	1098	2	0.209650604	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split91.sparql	98	stress	1859	2	0.21326784199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split91.sparql	97	stress	229	2	0.46600992799999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split15.sparql	1	warmup	295	0	9.633007673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split15.sparql	96	stress	1418	0	1.8935880630000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split15.sparql	98	stress	615	0	1.038954745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split15.sparql	97	stress	508	0	0.662325219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split38.sparql	1	warmup	296	5934	54.500193077000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split38.sparql	96	stress	212	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split38.sparql	98	stress	1522	5934	91.679306743	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split38.sparql	97	stress	782	5934	126.464349198	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split89.sparql	1	warmup	297	0	3.9183305710000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split89.sparql	96	stress	1119	0	1.5936263750000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split89.sparql	98	stress	711	0	4.190821064	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split89.sparql	97	stress	1402	0	108.25008838299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split14.sparql	1	warmup	298	342	189.864202778	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split14.sparql	96	stress	753	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split14.sparql	98	stress	1050	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split14.sparql	97	stress	820	342	20.75729899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split68.sparql	1	warmup	299	0	0.029126967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split68.sparql	96	stress	782	0	0.12548526699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split68.sparql	98	stress	919	0	0.14852634	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split68.sparql	97	stress	1975	0	0.07832984999999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split96.sparql	1	warmup	300	1314	25.884609694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split96.sparql	96	stress	1291	1314	3.4395261689999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split96.sparql	98	stress	895	1314	113.42536839200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split96.sparql	97	stress	376	1314	127.167041344	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split87.sparql	1	warmup	301	13	0.138667953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split87.sparql	96	stress	1460	13	0.626851676	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split87.sparql	98	stress	460	13	0.388958074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split87.sparql	97	stress	1574	13	0.485989165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split53.sparql	1	warmup	302	0	1.16449087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split53.sparql	96	stress	603	0	23.499550231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split53.sparql	98	stress	155	0	1.958531234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split53.sparql	97	stress	1385	0	0.8800661190000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split41.sparql	1	warmup	303	2038	9.412929106	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split41.sparql	96	stress	1405	2038	52.471324829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split41.sparql	98	stress	671	2038	2.397208179	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split41.sparql	97	stress	1484	2038	59.243338458000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split10.sparql	1	warmup	304	218	4.247492116	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split10.sparql	96	stress	1686	218	13.534185594	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split10.sparql	98	stress	19	218	13.609132237999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split10.sparql	97	stress	170	218	14.005829446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split8.sparql	1	warmup	305	0	1.188503154	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split8.sparql	96	stress	924	0	0.587968093	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split8.sparql	98	stress	1046	0	101.632192496	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split8.sparql	97	stress	1605	0	17.859831549000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split9.sparql	1	warmup	306	1424	18.712311415	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split9.sparql	96	stress	1695	1424	111.62827156200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split9.sparql	98	stress	71	1424	11.303971682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split9.sparql	97	stress	946	1424	9.235785956	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split56.sparql	1	warmup	307	2620	17.923761231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split56.sparql	96	stress	1640	2620	87.217598814	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split56.sparql	98	stress	1860	2620	83.28791896599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split56.sparql	97	stress	908	2620	28.606705879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split79.sparql	1	warmup	308	60	0.999984283	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split79.sparql	96	stress	1134	60	2.316971837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split79.sparql	98	stress	1370	60	5.295155682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split79.sparql	97	stress	1188	60	2.20849536	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split13.sparql	1	warmup	309	3	0.10604564699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split13.sparql	96	stress	1682	3	0.5457315730000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split13.sparql	98	stress	1857	3	0.573984597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split13.sparql	97	stress	172	3	0.31100569100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split37.sparql	1	warmup	310	207	1.244073931	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split37.sparql	96	stress	1283	207	36.29744706	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split37.sparql	98	stress	89	207	42.153882355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split37.sparql	97	stress	1880	207	1.413095641	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split38.sparql	1	warmup	311	2722	18.087462120999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split38.sparql	96	stress	473	2722	62.274963251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split38.sparql	98	stress	1984	2722	61.257855023999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split38.sparql	97	stress	1379	2722	55.131823433	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split26.sparql	1	warmup	312	3	0.098682915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split26.sparql	96	stress	1304	3	0.254043601	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split26.sparql	98	stress	256	3	0.914179668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split26.sparql	97	stress	616	3	0.8252834929999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split59.sparql	1	warmup	313	852	7.752270717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split59.sparql	96	stress	89	852	41.911882655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split59.sparql	98	stress	1509	852	9.472521491	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split59.sparql	97	stress	1679	852	59.407059942	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split12.sparql	1	warmup	314	2	0.185145087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split12.sparql	96	stress	88	2	0.277927437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split12.sparql	98	stress	1248	2	0.600414518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split12.sparql	97	stress	1948	2	1.031705146	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split35.sparql	1	warmup	315	39	0.207035575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split35.sparql	96	stress	1714	39	0.590071725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split35.sparql	98	stress	1546	39	0.43501116799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split35.sparql	97	stress	1719	39	0.5590801129999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split53.sparql	1	warmup	316	1331	11.69023242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split53.sparql	96	stress	180	1331	66.54869408	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split53.sparql	98	stress	167	1331	50.676522928000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split53.sparql	97	stress	1464	1331	52.08402507899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split49.sparql	1	warmup	317	3232	10.136871839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split49.sparql	96	stress	1940	3232	83.43766759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split49.sparql	98	stress	773	3232	133.867707543	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split49.sparql	97	stress	1462	3232	102.224428198	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split76.sparql	1	warmup	318	26082	69.313794129	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split76.sparql	96	stress	1880	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split76.sparql	98	stress	1064	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split76.sparql	97	stress	806	26082	245.84716572	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split0.sparql	1	warmup	319	26082	4.641378551	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split0.sparql	96	stress	744	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split0.sparql	98	stress	1026	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split0.sparql	97	stress	811	26082	5.728284624	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split93.sparql	1	warmup	320	156	1.2109769899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split93.sparql	96	stress	1207	156	19.146697658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split93.sparql	98	stress	1011	156	21.972941465999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split93.sparql	97	stress	1570	156	10.954473435999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split75.sparql	1	warmup	321	3	0.033551356000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split75.sparql	96	stress	1268	3	0.280830962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split75.sparql	98	stress	446	3	0.537557583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split75.sparql	97	stress	1310	3	0.564162294	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split29.sparql	1	warmup	322	1711	3.089847102	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split29.sparql	96	stress	802	1711	29.434799669	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split29.sparql	98	stress	97	1711	23.001160850999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split29.sparql	97	stress	822	1711	20.788066642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split2.sparql	1	warmup	323	3730	5.788884537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split2.sparql	96	stress	414	3730	57.006920252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split2.sparql	98	stress	1665	3730	77.44236810199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split2.sparql	97	stress	1776	3730	68.78094316900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split21.sparql	1	warmup	324	98	0.061147262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split21.sparql	96	stress	1527	98	1.149920673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split21.sparql	98	stress	976	98	0.6614762270000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split21.sparql	97	stress	245	98	2.273616365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split8.sparql	1	warmup	325	10	0.489749935	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split8.sparql	96	stress	707	10	2.482712505	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split8.sparql	98	stress	1576	10	2.056707276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split8.sparql	97	stress	1768	10	7.4296149100000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split21.sparql	1	warmup	326	0	0.7693658950000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split21.sparql	96	stress	132	0	23.834982333000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split21.sparql	98	stress	614	0	0.89651313	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split21.sparql	97	stress	1384	0	1.108140414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split11.sparql	1	warmup	327	64	0.6328618460000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split11.sparql	96	stress	1355	64	14.072493813	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split11.sparql	98	stress	340	64	70.75401256399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split11.sparql	97	stress	1389	64	1.862396486	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split14.sparql	1	warmup	328	935	1.284259949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split14.sparql	96	stress	611	935	8.457423937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split14.sparql	98	stress	1391	935	38.17299281099999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split14.sparql	97	stress	1619	935	35.867760153000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split60.sparql	1	warmup	329	569	4.232974112	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split60.sparql	96	stress	557	569	6.569832459000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split60.sparql	98	stress	781	569	42.055079766999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split60.sparql	97	stress	1500	569	61.381448598999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split6.sparql	1	warmup	330	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split6.sparql	96	stress	831	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split6.sparql	98	stress	1000	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split6.sparql	97	stress	272	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split6.sparql	1	warmup	331	426	8.843081229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split6.sparql	96	stress	501	426	57.294466926999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split6.sparql	98	stress	1636	426	2.024535874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split6.sparql	97	stress	929	426	5.9639797329999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split5.sparql	1	warmup	332	2429	13.127221747	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split5.sparql	96	stress	1626	2429	67.657945177	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split5.sparql	98	stress	1979	2429	55.306296128	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split5.sparql	97	stress	705	2429	62.27745644300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split75.sparql	1	warmup	333	53	0.7273476409999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split75.sparql	96	stress	1001	53	2.013450769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split75.sparql	98	stress	687	53	1.595866842	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split75.sparql	97	stress	1829	53	3.015933839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split29.sparql	1	warmup	334	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split29.sparql	96	stress	1393	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split29.sparql	98	stress	1376	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split29.sparql	97	stress	1505	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split40.sparql	1	warmup	335	0	54.196103543	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split40.sparql	96	stress	1627	0	43.637552092	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split40.sparql	98	stress	170	0	1.585645278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split40.sparql	97	stress	1170	0	1.25490411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split14.sparql	1	warmup	336	0	3.955840382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split14.sparql	96	stress	1431	0	1.428633849	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split14.sparql	98	stress	373	0	2.1161190519999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split14.sparql	97	stress	844	0	1.112855262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split17.sparql	1	warmup	337	9	0.10047657800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split17.sparql	96	stress	110	9	0.29715104400000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split17.sparql	98	stress	618	9	0.150844224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split17.sparql	97	stress	1317	9	0.8929614240000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split70.sparql	1	warmup	338	209	5.195745468	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split70.sparql	96	stress	1985	209	0.552491567	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split70.sparql	98	stress	942	209	5.1199102860000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split70.sparql	97	stress	916	209	15.611553492999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split57.sparql	1	warmup	339	538	6.895244292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split57.sparql	96	stress	865	538	18.414200973	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split57.sparql	98	stress	1359	538	16.302872197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split57.sparql	97	stress	1308	538	28.167504834000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split72.sparql	1	warmup	340	66	0.549453941	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split72.sparql	96	stress	804	66	1.573870373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split72.sparql	98	stress	816	66	5.395234385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split72.sparql	97	stress	386	66	2.7723595989999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split4.sparql	1	warmup	341	36	0.07459300399999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split4.sparql	96	stress	1282	36	1.001718773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split4.sparql	98	stress	1982	36	0.502543618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split4.sparql	97	stress	840	36	0.6362960910000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split61.sparql	1	warmup	342	2	0.031754924	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split61.sparql	96	stress	1302	2	0.054023092	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split61.sparql	98	stress	1588	2	0.12232976400000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split61.sparql	97	stress	1973	2	0.390465854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split30.sparql	1	warmup	343	142	1.529666542	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split30.sparql	96	stress	1203	142	14.72395809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split30.sparql	98	stress	116	142	4.884421732	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split30.sparql	97	stress	1693	142	6.730721718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split17.sparql	1	warmup	344	5921	21.350809074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split17.sparql	96	stress	1039	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split17.sparql	98	stress	624	5921	77.034474167	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split17.sparql	97	stress	1436	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split32.sparql	1	warmup	345	8008	29.996190101999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split32.sparql	96	stress	1129	8008	23.884325203000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split32.sparql	98	stress	1454	8008	238.104343508	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split32.sparql	97	stress	1754	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split22.sparql	1	warmup	346	2867	13.455547849	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split22.sparql	96	stress	1464	2867	54.971732453	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split22.sparql	98	stress	714	2867	96.47385719299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split22.sparql	97	stress	551	2867	57.87010099	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split61.sparql	1	warmup	347	342	285.20799032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split61.sparql	96	stress	685	342	224.579535789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split61.sparql	98	stress	1070	342	54.698935047	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split61.sparql	97	stress	151	342	19.867920822000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split18.sparql	1	warmup	348	64	0.79523792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split18.sparql	96	stress	970	64	5.525498162000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split18.sparql	98	stress	1765	64	17.653063309	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split18.sparql	97	stress	397	64	1.020891011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split80.sparql	1	warmup	349	969	0.9372998929999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split80.sparql	96	stress	92	969	0.843647103	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split80.sparql	98	stress	1916	969	0.6789936780000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split80.sparql	97	stress	1027	969	105.39432325799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split74.sparql	1	warmup	350	1424	62.992586391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split74.sparql	96	stress	1903	1424	5.891717913000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split74.sparql	98	stress	1464	1424	211.299804327	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split74.sparql	97	stress	53	1424	12.187286347	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split66.sparql	1	warmup	351	52	0.17455890100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split66.sparql	96	stress	893	52	2.534031764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split66.sparql	98	stress	351	52	2.55703013	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split66.sparql	97	stress	481	52	2.18945252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split19.sparql	1	warmup	352	969	0.6218261169999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split19.sparql	96	stress	1947	969	12.291787854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split19.sparql	98	stress	405	969	1.448578376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split19.sparql	97	stress	1845	969	75.996685594	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split78.sparql	1	warmup	353	493	6.431157367000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split78.sparql	96	stress	513	493	93.161722135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split78.sparql	98	stress	1648	493	25.012817689000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split78.sparql	97	stress	1403	493	40.216662799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split50.sparql	1	warmup	354	66	0.15800256699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split50.sparql	96	stress	604	66	5.0803427600000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split50.sparql	98	stress	1086	66	2.1688963080000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split50.sparql	97	stress	1209	66	2.129075369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split73.sparql	1	warmup	355	0	0.032476940999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split73.sparql	96	stress	1788	0	0.08065359100000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split73.sparql	98	stress	887	0	0.07667036199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split73.sparql	97	stress	523	0	0.062941953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split12.sparql	1	warmup	356	0	3.5744362169999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split12.sparql	96	stress	1932	0	1.0642150220000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split12.sparql	98	stress	461	0	14.345736546	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split12.sparql	97	stress	1289	0	2.461461224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split5.sparql	1	warmup	357	46	0.480296315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split5.sparql	96	stress	561	46	2.79462426	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split5.sparql	98	stress	102	46	3.528665122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split5.sparql	97	stress	2000	46	3.353958217	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split29.sparql	1	warmup	358	342	16.977299634999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split29.sparql	96	stress	860	342	26.001722957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split29.sparql	98	stress	1812	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split29.sparql	97	stress	515	342	32.042642679000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split96.sparql	1	warmup	359	202	1.433931448	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split96.sparql	96	stress	932	202	4.670515266000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split96.sparql	98	stress	1645	202	10.099645006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split96.sparql	97	stress	632	202	13.216295571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split17.sparql	1	warmup	360	2	0.045221869000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split17.sparql	96	stress	1702	2	0.147033366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split17.sparql	98	stress	524	2	1.054722729	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split17.sparql	97	stress	475	2	0.780363589	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split89.sparql	1	warmup	361	1577	6.736540355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split89.sparql	96	stress	1246	1577	31.472610767	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split89.sparql	98	stress	1327	1577	52.650235375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split89.sparql	97	stress	1165	1577	10.245307569	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split61.sparql	1	warmup	362	115	0.652180298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split61.sparql	96	stress	1661	115	3.001023804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split61.sparql	98	stress	296	115	10.879561862000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split61.sparql	97	stress	696	115	8.665395027	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split1.sparql	1	warmup	363	5906	12.576252954000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split1.sparql	96	stress	1717	5906	223.610388429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split1.sparql	98	stress	850	5906	166.13869217799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split1.sparql	97	stress	1977	5906	272.676445547	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split21.sparql	1	warmup	364	3062	1.4049259589999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split21.sparql	96	stress	625	3062	0.735871583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split21.sparql	98	stress	166	3062	42.728106585999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split21.sparql	97	stress	1971	3062	102.016675602	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split72.sparql	1	warmup	365	3	0.046818937000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split72.sparql	96	stress	93	3	0.381119271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split72.sparql	98	stress	1479	3	1.194522811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split72.sparql	97	stress	652	3	1.098948012	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split53.sparql	1	warmup	366	5846	11.347275338	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split53.sparql	96	stress	108	5846	159.339742398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split53.sparql	98	stress	740	5846	5.521042804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split53.sparql	97	stress	575	5846	160.715541784	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split58.sparql	1	warmup	367	1424	4.599429674	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split58.sparql	96	stress	94	1424	28.158578101	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split58.sparql	98	stress	863	1424	22.542847796999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split58.sparql	97	stress	1937	1424	158.268061744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split91.sparql	1	warmup	368	6513	34.261508965000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split91.sparql	96	stress	2000	6513	77.81336977999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split91.sparql	98	stress	245	6513	179.49131332599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split91.sparql	97	stress	1363	6513	247.006092565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split63.sparql	1	warmup	369	30866	26.013461729	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split63.sparql	96	stress	1667	30866	33.42148682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split63.sparql	98	stress	1456	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split63.sparql	97	stress	1124	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split6.sparql	1	warmup	370	0	0.8069555279999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split6.sparql	96	stress	1558	0	3.950297786	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split6.sparql	98	stress	1211	0	1.278446585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split6.sparql	97	stress	595	0	1.362908863	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split27.sparql	1	warmup	371	60	0.110768185	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split27.sparql	96	stress	1697	60	1.721218159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split27.sparql	98	stress	1306	60	0.742684803	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split27.sparql	97	stress	1204	60	4.583001588	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split40.sparql	1	warmup	372	150	1.122705286	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split40.sparql	96	stress	496	150	18.027862345000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split40.sparql	98	stress	1035	150	8.609626483	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split40.sparql	97	stress	1001	150	5.549829565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split0.sparql	1	warmup	373	7	0.040404948	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split0.sparql	96	stress	1299	7	0.159718637	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split0.sparql	98	stress	1746	7	0.43401695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split0.sparql	97	stress	716	7	1.101420663	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split34.sparql	1	warmup	374	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split34.sparql	96	stress	490	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split34.sparql	98	stress	988	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split34.sparql	97	stress	955	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split5.sparql	1	warmup	375	1424	5.7401244610000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split5.sparql	96	stress	662	1424	75.641067451	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split5.sparql	98	stress	1691	1424	81.952604182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split5.sparql	97	stress	315	1424	211.753671613	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split5.sparql	1	warmup	376	0	1.286749805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split5.sparql	96	stress	326	0	80.201962951	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split5.sparql	98	stress	1372	0	1.7804369489999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split5.sparql	97	stress	1232	0	1.414162119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split75.sparql	1	warmup	377	863	13.584095885	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split75.sparql	96	stress	1055	863	33.062189156	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split75.sparql	98	stress	149	863	48.484973376999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split75.sparql	97	stress	1957	863	50.83986968600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split33.sparql	1	warmup	378	0	0.056973144	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split33.sparql	96	stress	507	0	0.15262077699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split33.sparql	98	stress	553	0	0.060685937999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split33.sparql	97	stress	1382	0	0.160945896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split54.sparql	1	warmup	379	5846	1.330010442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split54.sparql	96	stress	656	5846	275.882747853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split54.sparql	98	stress	732	5846	114.349707639	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split54.sparql	97	stress	309	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split69.sparql	1	warmup	380	332	2.286416166	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split69.sparql	96	stress	1841	332	16.094590825999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split69.sparql	98	stress	1824	332	0.8603926759999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split69.sparql	97	stress	199	332	19.074985436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split37.sparql	1	warmup	381	3380	27.103484219000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split37.sparql	96	stress	681	3380	58.96374618300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split37.sparql	98	stress	360	3380	77.995364325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split37.sparql	97	stress	561	3380	64.032403915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split37.sparql	1	warmup	382	1424	5.300466671000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split37.sparql	96	stress	1648	1424	39.096397619	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split37.sparql	98	stress	73	1424	7.239505756000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split37.sparql	97	stress	1862	1424	8.011185049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split75.sparql	1	warmup	383	23	0.120649848	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split75.sparql	96	stress	156	23	0.456153001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split75.sparql	98	stress	1541	23	1.8743742980000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split75.sparql	97	stress	1606	23	0.310561895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split92.sparql	1	warmup	384	9	0.07958016600000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split92.sparql	96	stress	1233	9	0.343801139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split92.sparql	98	stress	1105	9	1.02665435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split92.sparql	97	stress	1565	9	0.5063614120000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split0.sparql	1	warmup	385	8993	65.725188513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split0.sparql	96	stress	163	8993	270.800742323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split0.sparql	98	stress	1104	8993	162.562293741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split0.sparql	97	stress	1663	8993	182.74057839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split64.sparql	1	warmup	386	12	0.110479136	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split64.sparql	96	stress	1621	12	0.7929972059999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split64.sparql	98	stress	1894	12	0.487508954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split64.sparql	97	stress	168	12	0.48361677399999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split63.sparql	1	warmup	387	75	1.258617653	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split63.sparql	96	stress	1035	75	17.094167675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split63.sparql	98	stress	1653	75	4.003933972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split63.sparql	97	stress	1468	75	3.16014536	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split48.sparql	1	warmup	388	232	5.886923977	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split48.sparql	96	stress	987	232	19.501919017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split48.sparql	98	stress	1854	232	40.113119469000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split48.sparql	97	stress	166	232	16.731829913000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split18.sparql	1	warmup	389	58738	38.054260339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split18.sparql	96	stress	1044	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split18.sparql	98	stress	1956	58738	108.739838734	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split18.sparql	97	stress	1854	58738	83.416952251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split8.sparql	1	warmup	390	5649	52.441544568999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split8.sparql	96	stress	980	5649	189.093973926	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split8.sparql	98	stress	805	5649	220.103687171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split8.sparql	97	stress	506	5649	87.47221138299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split84.sparql	1	warmup	391	8712	96.078763469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split84.sparql	96	stress	1565	8712	104.45028075100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split84.sparql	98	stress	403	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split84.sparql	97	stress	584	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split28.sparql	1	warmup	392	0	0.081136895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split28.sparql	96	stress	1590	0	0.17541589500000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split28.sparql	98	stress	1641	0	0.247430923	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split28.sparql	97	stress	675	0	1.108681136	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split52.sparql	1	warmup	393	3521	16.437633469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split52.sparql	96	stress	1165	3521	36.230133236	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split52.sparql	98	stress	1446	3521	93.80706988799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split52.sparql	97	stress	911	3521	31.822638714	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split0.sparql	1	warmup	394	3	0.16547431199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split0.sparql	96	stress	1432	3	0.386126927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split0.sparql	98	stress	1831	3	0.72096126	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split0.sparql	97	stress	1544	3	0.42822048700000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split69.sparql	1	warmup	395	0	1.4061736809999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split69.sparql	96	stress	1021	0	1.620054129	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split69.sparql	98	stress	41	0	1.932001803	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split69.sparql	97	stress	109	0	1.8146054269999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split94.sparql	1	warmup	396	342	22.003636615	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split94.sparql	96	stress	28	342	27.226418993000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split94.sparql	98	stress	1132	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split94.sparql	97	stress	1779	342	28.084027644000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split95.sparql	1	warmup	397	935	10.18143469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split95.sparql	96	stress	33	935	8.904659671000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split95.sparql	98	stress	1709	935	13.736418207	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split95.sparql	97	stress	529	935	28.406124017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split67.sparql	1	warmup	398	3380	2.592278377	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split67.sparql	96	stress	183	3380	3.952627367	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split67.sparql	98	stress	28	3380	68.222878904	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split67.sparql	97	stress	1147	3380	81.192452616	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split17.sparql	1	warmup	399	0	1.350823445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split17.sparql	96	stress	650	0	4.930066537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split17.sparql	98	stress	1072	0	1.620676035	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split17.sparql	97	stress	1906	0	20.525559179000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split24.sparql	1	warmup	400	4	0.065588245	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split24.sparql	96	stress	1372	4	0.395826433	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split24.sparql	98	stress	1733	4	0.259262084	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split24.sparql	97	stress	643	4	0.289402975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split62.sparql	1	warmup	401	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split62.sparql	96	stress	645	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split62.sparql	98	stress	842	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split62.sparql	97	stress	657	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split73.sparql	1	warmup	402	19	0.171541625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split73.sparql	96	stress	393	19	0.487317246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split73.sparql	98	stress	965	19	0.256360556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split73.sparql	97	stress	1493	19	0.7646740049999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split53.sparql	1	warmup	403	1424	12.871685598	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split53.sparql	96	stress	1303	1424	5.561861473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split53.sparql	98	stress	1182	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split53.sparql	97	stress	71	1424	33.606007919000014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split2.sparql	1	warmup	404	4	0.334347675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split2.sparql	96	stress	67	4	0.5092703470000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split2.sparql	98	stress	1774	4	1.270135966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split2.sparql	97	stress	1942	4	0.399769837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split17.sparql	1	warmup	405	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split17.sparql	96	stress	1443	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split17.sparql	98	stress	195	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split17.sparql	97	stress	1212	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split24.sparql	1	warmup	406	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split24.sparql	96	stress	1732	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split24.sparql	98	stress	869	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split24.sparql	97	stress	280	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split12.sparql	1	warmup	407	0	0.047491751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split12.sparql	96	stress	1581	0	0.127174972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split12.sparql	98	stress	1920	0	0.08778495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split12.sparql	97	stress	1177	0	0.12643452800000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split12.sparql	1	warmup	408	5722	49.200517875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split12.sparql	96	stress	224	5722	275.01373897900004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split12.sparql	98	stress	413	5722	197.73260769599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split12.sparql	97	stress	1481	5722	171.989670493	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split42.sparql	1	warmup	409	0	9.375236913	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split42.sparql	96	stress	571	0	8.574790242999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split42.sparql	98	stress	1173	0	13.519103852999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split42.sparql	97	stress	1325	0	29.473962793000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split82.sparql	1	warmup	410	0	1.94104578	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split82.sparql	96	stress	1178	0	1.171523699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split82.sparql	98	stress	1788	0	18.06832998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split82.sparql	97	stress	1029	0	3.1770447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split78.sparql	1	warmup	411	1424	79.263355671	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split78.sparql	96	stress	1252	1424	104.703095084	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split78.sparql	98	stress	1608	1424	279.870835888	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split78.sparql	97	stress	1085	1424	6.398989049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split44.sparql	1	warmup	412	5986	17.869152601000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split44.sparql	96	stress	1601	5986	0.9346495309999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split44.sparql	98	stress	1612	5986	293.116317642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split44.sparql	97	stress	1230	5986	119.19176125	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split9.sparql	1	warmup	413	342	259.708493542	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split9.sparql	96	stress	1149	342	225.18554879299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split9.sparql	98	stress	1668	342	19.709399186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split9.sparql	97	stress	1045	342	33.725923836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split89.sparql	1	warmup	414	14	0.313969385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split89.sparql	96	stress	842	14	5.284724249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split89.sparql	98	stress	959	14	2.508605128	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split89.sparql	97	stress	740	14	3.953877182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split1.sparql	1	warmup	415	0	0.022300342	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split1.sparql	96	stress	691	0	0.126932145	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split1.sparql	98	stress	1442	0	0.239697995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split1.sparql	97	stress	514	0	0.06185909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split66.sparql	1	warmup	416	2533	11.25680281	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split66.sparql	96	stress	1510	2533	30.420138626999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split66.sparql	98	stress	1225	2533	1.713796088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split66.sparql	97	stress	1238	2533	33.570961059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split37.sparql	1	warmup	417	26082	126.80782453	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split37.sparql	96	stress	1628	26082	140.766816945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split37.sparql	98	stress	1043	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split37.sparql	97	stress	1401	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split49.sparql	1	warmup	418	61	0.9569215879999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split49.sparql	96	stress	1899	61	2.035491223	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split49.sparql	98	stress	184	61	5.4489823390000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split49.sparql	97	stress	176	61	14.519408616	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split7.sparql	1	warmup	419	1456	8.356763155000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split7.sparql	96	stress	792	1456	7.789204043	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split7.sparql	98	stress	741	1456	14.297143122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split7.sparql	97	stress	1954	1456	33.118583273999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split29.sparql	1	warmup	420	0	14.17557917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split29.sparql	96	stress	483	0	65.030707111	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split29.sparql	98	stress	1279	0	1.2270642989999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split29.sparql	97	stress	653	0	2.678911941	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split99.sparql	1	warmup	421	1463	1.2464211150000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split99.sparql	96	stress	245	1463	47.282715572	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split99.sparql	98	stress	273	1463	37.115523543	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split99.sparql	97	stress	1672	1463	20.061652207999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split49.sparql	1	warmup	422	2	0.027469989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split49.sparql	96	stress	96	2	0.140902747	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split49.sparql	98	stress	709	2	0.345606521	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split49.sparql	97	stress	1786	2	0.336652671	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split97.sparql	1	warmup	423	342	15.567588835999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split97.sparql	96	stress	125	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split97.sparql	98	stress	750	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split97.sparql	97	stress	1225	342	65.973166267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split58.sparql	1	warmup	424	11	0.0508969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split58.sparql	96	stress	1031	11	1.524864321	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split58.sparql	98	stress	1186	11	1.549744005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split58.sparql	97	stress	1943	11	0.710935125	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split53.sparql	1	warmup	425	3521	9.197819358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split53.sparql	96	stress	1833	3521	97.57910307600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split53.sparql	98	stress	416	3521	33.835033857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split53.sparql	97	stress	999	3521	25.897759916	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split74.sparql	1	warmup	426	0	0.034586896000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split74.sparql	96	stress	1010	0	0.11002638699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split74.sparql	98	stress	1489	0	0.178308258	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split74.sparql	97	stress	1312	0	0.17413187500000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split71.sparql	1	warmup	427	209	11.500041025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split71.sparql	96	stress	1838	209	5.43035026	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split71.sparql	98	stress	872	209	0.8304983920000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split71.sparql	97	stress	639	209	34.819604713000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split29.sparql	1	warmup	428	1174	0.975252771	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split29.sparql	96	stress	1028	1174	95.273280255	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split29.sparql	98	stress	171	1174	29.700687212	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split29.sparql	97	stress	1739	1174	66.81349651800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split57.sparql	1	warmup	429	1343	6.10790071	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split57.sparql	96	stress	1096	1343	36.814424867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split57.sparql	98	stress	617	1343	17.487814017999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split57.sparql	97	stress	1865	1343	31.639259256000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split5.sparql	1	warmup	430	641	5.0882579450000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split5.sparql	96	stress	1797	641	47.027929908999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split5.sparql	98	stress	1611	641	34.150199994000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split5.sparql	97	stress	795	641	21.147391714	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split84.sparql	1	warmup	431	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split84.sparql	96	stress	1691	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split84.sparql	98	stress	1055	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split84.sparql	97	stress	1757	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split28.sparql	1	warmup	432	342	19.490958436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split28.sparql	96	stress	1813	342	143.791029954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split28.sparql	98	stress	1434	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split28.sparql	97	stress	77	342	27.440537119000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split45.sparql	1	warmup	433	0	1.005420537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split45.sparql	96	stress	657	0	4.188105074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split45.sparql	98	stress	269	0	2.910578974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split45.sparql	97	stress	1502	0	2.360146611	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split44.sparql	1	warmup	434	5	0.169472258	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split44.sparql	96	stress	336	5	0.783469194	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split44.sparql	98	stress	1586	5	0.5046514870000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split44.sparql	97	stress	431	5	1.058052354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split58.sparql	1	warmup	435	5	0.034159824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split58.sparql	96	stress	1453	5	0.641711919	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split58.sparql	98	stress	669	5	0.342959966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split58.sparql	97	stress	1399	5	0.955653972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split96.sparql	1	warmup	436	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split96.sparql	96	stress	1420	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split96.sparql	98	stress	1770	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split96.sparql	97	stress	528	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split69.sparql	1	warmup	437	2	0.25626203	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split69.sparql	96	stress	1226	2	0.16427366799999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split69.sparql	98	stress	79	2	0.473907159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split69.sparql	97	stress	350	2	0.459165283	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split22.sparql	1	warmup	438	82	0.8471628859999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split22.sparql	96	stress	664	82	0.7509449779999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split22.sparql	98	stress	576	82	1.846414375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split22.sparql	97	stress	393	82	0.6911529279999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split17.sparql	1	warmup	439	2414	38.289030724	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split17.sparql	96	stress	313	2414	72.784587128	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split17.sparql	98	stress	908	2414	92.34498134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split17.sparql	97	stress	32	2414	35.15268144900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split64.sparql	1	warmup	440	1391	12.690634484	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split64.sparql	96	stress	211	1391	35.844834903000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split64.sparql	98	stress	270	1391	27.550668785000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split64.sparql	97	stress	1866	1391	30.811274381999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split12.sparql	1	warmup	441	1343	10.480506897	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split12.sparql	96	stress	1633	1343	33.760953596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split12.sparql	98	stress	134	1343	42.886717896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split12.sparql	97	stress	1598	1343	22.662111588000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split23.sparql	1	warmup	442	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split23.sparql	96	stress	454	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split23.sparql	98	stress	951	26082	243.59459167900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split23.sparql	97	stress	262	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split91.sparql	1	warmup	443	57	2.725470678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split91.sparql	96	stress	518	57	3.4692307469999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split91.sparql	98	stress	957	57	0.905191339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split91.sparql	97	stress	1336	57	4.441038915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split15.sparql	1	warmup	444	2063	30.845201226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split15.sparql	96	stress	1948	2063	65.999038712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split15.sparql	98	stress	1905	2063	33.46618083	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split15.sparql	97	stress	1731	2063	68.925703009	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split11.sparql	1	warmup	445	342	291.28880783700004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split11.sparql	96	stress	720	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split11.sparql	98	stress	1966	342	21.148954862	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split11.sparql	97	stress	1616	342	20.620360087999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split61.sparql	1	warmup	446	1424	84.70807684900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split61.sparql	96	stress	1094	1424	6.370411442000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split61.sparql	98	stress	1477	1424	6.453201123	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split61.sparql	97	stress	493	1424	208.878036804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split90.sparql	1	warmup	447	66	3.028907992	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split90.sparql	96	stress	1758	66	0.8862191460000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split90.sparql	98	stress	904	66	8.949784585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split90.sparql	97	stress	443	66	13.742699694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split84.sparql	1	warmup	448	0	0.038441775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split84.sparql	96	stress	139	0	0.346267279	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split84.sparql	98	stress	1249	0	0.245511865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split84.sparql	97	stress	547	0	0.406134019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split46.sparql	1	warmup	449	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split46.sparql	96	stress	55	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split46.sparql	98	stress	386	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split46.sparql	97	stress	1198	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split37.sparql	1	warmup	450	0	0.8076415309999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split37.sparql	96	stress	590	0	0.739504267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split37.sparql	98	stress	1832	0	1.04177134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split37.sparql	97	stress	1842	0	9.079814306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split58.sparql	1	warmup	451	3232	41.846629744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split58.sparql	96	stress	294	3232	96.947796447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split58.sparql	98	stress	1158	3232	109.754296726	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split58.sparql	97	stress	1316	3232	180.60784110900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split41.sparql	1	warmup	452	2161	39.963696348	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split41.sparql	96	stress	1401	2161	86.50613181	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split41.sparql	98	stress	1620	2161	28.586563279000007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split41.sparql	97	stress	194	2161	129.180636585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split91.sparql	1	warmup	453	2984	24.993333920999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split91.sparql	96	stress	553	2984	30.543332215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split91.sparql	98	stress	247	2984	68.01660915000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split91.sparql	97	stress	869	2984	64.715822167	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split19.sparql	1	warmup	454	937	25.764331621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split19.sparql	96	stress	1892	937	20.960924004000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split19.sparql	98	stress	132	937	152.14209189099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split19.sparql	97	stress	57	937	28.642078402	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split83.sparql	1	warmup	455	51	0.8076664100000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split83.sparql	96	stress	1576	51	1.4800493069999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split83.sparql	98	stress	1119	51	1.67272985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split83.sparql	97	stress	1997	51	2.283351944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split3.sparql	1	warmup	456	1045	21.484344429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split3.sparql	96	stress	95	1045	38.198684371999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split3.sparql	98	stress	1341	1045	59.423865168999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split3.sparql	97	stress	1919	1045	39.567337999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split82.sparql	1	warmup	457	17	0.040002777	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split82.sparql	96	stress	1425	17	0.513425491	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split82.sparql	98	stress	480	17	0.432296534	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split82.sparql	97	stress	370	17	0.772271785	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split82.sparql	1	warmup	458	3232	0.667900941	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split82.sparql	96	stress	1887	3232	117.217748271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split82.sparql	98	stress	911	3232	110.178233889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split82.sparql	97	stress	769	3232	86.07700992299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split4.sparql	1	warmup	459	0	0.03358741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split4.sparql	96	stress	275	0	0.30722829100000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split4.sparql	98	stress	1715	0	0.31149961800000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split4.sparql	97	stress	1297	0	0.30181382300000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split15.sparql	1	warmup	460	135	0.6188147979999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split15.sparql	96	stress	1382	135	5.965123642999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split15.sparql	98	stress	328	135	3.9828352139999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split15.sparql	97	stress	1993	135	5.54543238	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split99.sparql	1	warmup	461	0	3.978761757	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split99.sparql	96	stress	521	0	1.972041891	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split99.sparql	98	stress	717	0	2.878600216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split99.sparql	97	stress	1541	0	1.10960467	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split88.sparql	1	warmup	462	1424	48.553943687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split88.sparql	96	stress	1864	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split88.sparql	98	stress	926	1424	8.072055423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split88.sparql	97	stress	18	1424	131.96529577799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split11.sparql	1	warmup	463	976	2.951464004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split11.sparql	96	stress	1848	976	61.056447719000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split11.sparql	98	stress	572	976	62.332587658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split11.sparql	97	stress	1213	976	35.881708618000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split66.sparql	1	warmup	464	16363	54.492343836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split66.sparql	96	stress	817	16363	74.875694753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split66.sparql	98	stress	321	16363	253.597320411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split66.sparql	97	stress	1145	16363	8.945978749	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split97.sparql	1	warmup	465	8712	34.272756689000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split97.sparql	96	stress	60	8712	205.77752606599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split97.sparql	98	stress	1052	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split97.sparql	97	stress	1692	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split78.sparql	1	warmup	466	342	18.596013153	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split78.sparql	96	stress	1110	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split78.sparql	98	stress	953	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split78.sparql	97	stress	536	342	22.951196263000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split25.sparql	1	warmup	467	1424	4.629582025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split25.sparql	96	stress	684	1424	234.577028724	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split25.sparql	98	stress	1010	1424	7.8890866960000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split25.sparql	97	stress	717	1424	5.9034867800000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split12.sparql	1	warmup	468	342	17.531616275999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split12.sparql	96	stress	4	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split12.sparql	98	stress	1783	342	147.985468518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split12.sparql	97	stress	804	342	290.638425402	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split36.sparql	1	warmup	469	1	0.047072925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split36.sparql	96	stress	1204	1	0.36973284799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split36.sparql	98	stress	1930	1	0.367775388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split36.sparql	97	stress	173	1	0.413000016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split90.sparql	1	warmup	470	70	0.6849964129999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split90.sparql	96	stress	1097	70	7.722713045000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split90.sparql	98	stress	531	70	12.283442861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split90.sparql	97	stress	1730	70	6.360182048	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split81.sparql	1	warmup	471	8008	36.605911886	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split81.sparql	96	stress	1906	8008	156.697737101	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split81.sparql	98	stress	1585	8008	200.292630247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split81.sparql	97	stress	960	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split81.sparql	1	warmup	472	0	0.7563339729999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split81.sparql	96	stress	922	0	0.979322321	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split81.sparql	98	stress	1986	0	2.3443387550000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split81.sparql	97	stress	743	0	1.7147453719999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split69.sparql	1	warmup	473	342	17.625117233	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split69.sparql	96	stress	1860	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split69.sparql	98	stress	1604	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split69.sparql	97	stress	827	342	34.671208756999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split43.sparql	1	warmup	474	321	0.8333237800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split43.sparql	96	stress	861	321	5.735312414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split43.sparql	98	stress	1335	321	7.481098814	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split43.sparql	97	stress	1637	321	9.77077186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split56.sparql	1	warmup	475	47	0.189504065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split56.sparql	96	stress	1810	47	3.259934851	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split56.sparql	98	stress	587	47	8.649876320999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split56.sparql	97	stress	511	47	1.4894626619999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split48.sparql	1	warmup	476	5934	15.364599184000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split48.sparql	96	stress	1976	5934	201.125667377	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split48.sparql	98	stress	924	5934	238.020561295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split48.sparql	97	stress	1485	5934	175.83768596299996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split89.sparql	1	warmup	477	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split89.sparql	96	stress	1875	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split89.sparql	98	stress	706	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split89.sparql	97	stress	1189	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split33.sparql	1	warmup	478	5898	60.178330353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split33.sparql	96	stress	1578	5898	133.414202034	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split33.sparql	98	stress	1345	5898	228.258560037	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split33.sparql	97	stress	1752	5898	191.20960242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split41.sparql	1	warmup	479	56	0.829095072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split41.sparql	96	stress	1479	56	4.1635188560000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split41.sparql	98	stress	1680	56	1.485709144	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split41.sparql	97	stress	1740	56	3.4480657939999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split82.sparql	1	warmup	480	31	0.461235044	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split82.sparql	96	stress	338	31	7.793095295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split82.sparql	98	stress	1001	31	2.571016428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split82.sparql	97	stress	60	31	0.71280226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split60.sparql	1	warmup	481	103	2.742182434	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split60.sparql	96	stress	1342	103	7.560656532	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split60.sparql	98	stress	1445	103	20.685559777	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split60.sparql	97	stress	943	103	2.7160627880000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split50.sparql	1	warmup	482	0	27.45587514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split50.sparql	96	stress	547	0	2.210069087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split50.sparql	98	stress	1943	0	2.483660302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split50.sparql	97	stress	1688	0	123.19175325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split80.sparql	1	warmup	483	32	1.682448757	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split80.sparql	96	stress	1437	32	5.342020605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split80.sparql	98	stress	1616	32	7.133438138000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split80.sparql	97	stress	1744	32	4.082723841	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split63.sparql	1	warmup	484	55	0.801325301	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split63.sparql	96	stress	950	55	0.961444263	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split63.sparql	98	stress	693	55	3.597020089	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split63.sparql	97	stress	667	55	1.254878556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split40.sparql	1	warmup	485	17	1.4703282750000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split40.sparql	96	stress	1846	17	4.838883524	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split40.sparql	98	stress	1328	17	0.5648382430000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split40.sparql	97	stress	1583	17	6.15109918	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split15.sparql	1	warmup	486	1290	28.585285191	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split15.sparql	96	stress	456	1290	65.54724109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split15.sparql	98	stress	95	1290	23.246280499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split15.sparql	97	stress	817	1290	43.187261957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split41.sparql	1	warmup	487	5	0.125666721	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split41.sparql	96	stress	587	5	0.274934993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split41.sparql	98	stress	1752	5	0.42359625100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split41.sparql	97	stress	748	5	1.006017978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split65.sparql	1	warmup	488	2659	37.01764402	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split65.sparql	96	stress	1450	2659	130.954475048	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split65.sparql	98	stress	999	2659	69.623938718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split65.sparql	97	stress	750	2659	86.27026871700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split17.sparql	1	warmup	489	37	0.158505009	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split17.sparql	96	stress	1033	37	1.495658491	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split17.sparql	98	stress	1356	37	1.580378876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split17.sparql	97	stress	1090	37	0.476327809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split4.sparql	1	warmup	490	303	2.176128539	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split4.sparql	96	stress	1606	303	6.051755206	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split4.sparql	98	stress	1917	303	2.468086647	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split4.sparql	97	stress	1596	303	1.433873036	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split78.sparql	1	warmup	491	286	3.672145857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split78.sparql	96	stress	944	286	7.3565204060000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split78.sparql	98	stress	719	286	17.851016575000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split78.sparql	97	stress	1241	286	6.0082890440000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split96.sparql	1	warmup	492	2906	34.316613265	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split96.sparql	96	stress	1214	2906	127.251454094	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split96.sparql	98	stress	623	2906	69.88285624199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split96.sparql	97	stress	1824	2906	161.236442805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split90.sparql	1	warmup	493	26082	122.208064694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split90.sparql	96	stress	168	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split90.sparql	98	stress	127	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split90.sparql	97	stress	38	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split77.sparql	1	warmup	494	13	0.07620382499999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split77.sparql	96	stress	579	13	1.7928875219999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split77.sparql	98	stress	242	13	0.344096942	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split77.sparql	97	stress	1857	13	0.372992782	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split57.sparql	1	warmup	495	233	0.8761544090000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split57.sparql	96	stress	614	233	10.454067372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split57.sparql	98	stress	168	233	6.691699441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split57.sparql	97	stress	1305	233	8.375494779	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split26.sparql	1	warmup	496	30	0.084939288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split26.sparql	96	stress	1900	30	0.244551698	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split26.sparql	98	stress	840	30	0.20586013399999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split26.sparql	97	stress	1290	30	0.710396428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split9.sparql	1	warmup	497	331	1.81003312	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split9.sparql	96	stress	705	331	8.51616881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split9.sparql	98	stress	346	331	9.476698318	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split9.sparql	97	stress	1513	331	12.428387437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split38.sparql	1	warmup	498	0	1.106445222	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split38.sparql	96	stress	532	0	93.6488287	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split38.sparql	98	stress	1827	0	63.692961096000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split38.sparql	97	stress	783	0	11.583834039000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split2.sparql	1	warmup	499	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split2.sparql	96	stress	372	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split2.sparql	98	stress	274	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split2.sparql	97	stress	1811	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split98.sparql	1	warmup	500	1424	8.546356728000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split98.sparql	96	stress	908	1424	31.546265017000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split98.sparql	98	stress	1624	1424	6.914384251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split98.sparql	97	stress	433	1424	31.382302464000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split13.sparql	1	warmup	501	2	0.061378592999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split13.sparql	96	stress	1163	2	0.262828939	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split13.sparql	98	stress	1253	2	0.201036581	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split13.sparql	97	stress	277	2	0.380493732	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split66.sparql	1	warmup	502	63	0.244076642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split66.sparql	96	stress	882	63	1.9935324209999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split66.sparql	98	stress	1120	63	0.390554361	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split66.sparql	97	stress	555	63	1.494398998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split67.sparql	1	warmup	503	0	19.714578227	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split67.sparql	96	stress	1167	0	24.919055911999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split67.sparql	98	stress	783	0	31.39994242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split67.sparql	97	stress	625	0	83.97666632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split27.sparql	1	warmup	504	1424	6.810968872999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split27.sparql	96	stress	1909	1424	5.8888283810000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split27.sparql	98	stress	1594	1424	41.750006269000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split27.sparql	97	stress	597	1424	5.897436483000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split46.sparql	1	warmup	505	0	0.10586650199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split46.sparql	96	stress	1344	0	0.47708689200000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split46.sparql	98	stress	1049	0	0.7125322470000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split46.sparql	97	stress	250	0	0.587546686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split56.sparql	1	warmup	506	0	1.627974131	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split56.sparql	96	stress	76	0	2.006524664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split56.sparql	98	stress	1207	0	3.5453215160000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split56.sparql	97	stress	1159	0	42.180944155	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split6.sparql	1	warmup	507	37	0.208282115	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split6.sparql	96	stress	1135	37	0.4742904730000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split6.sparql	98	stress	1063	37	0.949583773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split6.sparql	97	stress	237	37	2.7152880410000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split49.sparql	1	warmup	508	0	1.182631259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split49.sparql	96	stress	1535	0	15.79497159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split49.sparql	98	stress	1293	0	5.360930486999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split49.sparql	97	stress	1353	0	4.728148526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split20.sparql	1	warmup	509	0	1.155192931	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split20.sparql	96	stress	945	0	1.4910644290000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split20.sparql	98	stress	472	0	1.688051344	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split20.sparql	97	stress	1094	0	1.078334249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split97.sparql	1	warmup	510	0	0.063702889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split97.sparql	96	stress	1318	0	0.173617573	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split97.sparql	98	stress	1623	0	0.34116355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split97.sparql	97	stress	1304	0	0.087865365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split98.sparql	1	warmup	511	162	1.552149819	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split98.sparql	96	stress	179	162	6.258633737	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split98.sparql	98	stress	1366	162	17.239115285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split98.sparql	97	stress	924	162	3.110062127	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split61.sparql	1	warmup	512	114	9.905740037000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split61.sparql	96	stress	982	114	25.259561106	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split61.sparql	98	stress	1539	114	31.28852949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split61.sparql	97	stress	1721	114	0.768237623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split22.sparql	1	warmup	513	0	1.185428784	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split22.sparql	96	stress	301	0	3.571940575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split22.sparql	98	stress	1833	0	1.250380435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split22.sparql	97	stress	1174	0	0.942245712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split71.sparql	1	warmup	514	797	7.310617672999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split71.sparql	96	stress	1834	797	29.186790183000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split71.sparql	98	stress	291	797	54.14035427100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split71.sparql	97	stress	330	797	19.090682432999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split76.sparql	1	warmup	515	342	25.503553418000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split76.sparql	96	stress	1938	342	22.849788654	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split76.sparql	98	stress	1936	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split76.sparql	97	stress	446	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split64.sparql	1	warmup	516	75	2.71348351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split64.sparql	96	stress	1172	75	3.752719056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split64.sparql	98	stress	173	75	8.426399759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split64.sparql	97	stress	1562	75	14.345564179	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split8.sparql	1	warmup	517	97	2.1996021850000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split8.sparql	96	stress	1649	97	6.447120536000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split8.sparql	98	stress	279	97	10.583014192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split8.sparql	97	stress	13	97	8.658726414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split64.sparql	1	warmup	518	1424	6.738702942000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split64.sparql	96	stress	1963	1424	9.322942091000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split64.sparql	98	stress	1494	1424	6.452377662000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split64.sparql	97	stress	473	1424	6.903644667000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split99.sparql	1	warmup	519	4425	50.241318043999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split99.sparql	96	stress	1284	4425	125.734955955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split99.sparql	98	stress	790	4425	237.092298047	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split99.sparql	97	stress	1416	4425	192.55228946900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split43.sparql	1	warmup	520	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split43.sparql	96	stress	1828	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split43.sparql	98	stress	1662	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split43.sparql	97	stress	227	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F3/F3_split14.sparql	1	warmup	521	1069	20.153458473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split14.sparql	96	stress	1793	1069	90.21193015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split14.sparql	98	stress	84	1069	37.812564524	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split14.sparql	97	stress	1930	1069	32.604245756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split91.sparql	1	warmup	522	0	0.907169366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split91.sparql	96	stress	1560	0	4.513537058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split91.sparql	98	stress	935	0	12.612578277999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split91.sparql	97	stress	1146	0	19.158567357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split72.sparql	1	warmup	523	976	12.398923284	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split72.sparql	96	stress	235	976	67.46141867600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split72.sparql	98	stress	1433	976	33.20464173000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split72.sparql	97	stress	373	976	55.330682866000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split73.sparql	1	warmup	524	35	1.959508059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split73.sparql	96	stress	1073	35	8.095111102	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split73.sparql	98	stress	589	35	10.265687693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split73.sparql	97	stress	261	35	4.544782892	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split6.sparql	1	warmup	525	3	0.182246632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split6.sparql	96	stress	499	3	1.38391091	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split6.sparql	98	stress	222	3	0.316588194	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split6.sparql	97	stress	1245	3	0.306261832	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split0.sparql	1	warmup	526	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split0.sparql	96	stress	612	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split0.sparql	98	stress	424	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split0.sparql	97	stress	560	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split85.sparql	1	warmup	527	42063279	270.51457133	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split85.sparql	96	stress	1446	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split85.sparql	98	stress	3	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split85.sparql	97	stress	92	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split37.sparql	1	warmup	528	342	285.7605220330001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split37.sparql	96	stress	1481	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split37.sparql	98	stress	1473	342	224.738678918	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split37.sparql	97	stress	1278	342	29.572501263000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split5.sparql	1	warmup	529	19	0.048484002000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split5.sparql	96	stress	517	19	0.849339438	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split5.sparql	98	stress	1760	19	0.33579860200000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split5.sparql	97	stress	912	19	0.356931428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split16.sparql	1	warmup	530	2402	7.757257105	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split16.sparql	96	stress	1736	2402	59.980369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split16.sparql	98	stress	1077	2402	3.24762237	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split16.sparql	97	stress	174	2402	35.156029354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split0.sparql	1	warmup	531	96	2.8454336369999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split0.sparql	96	stress	359	96	5.433488248	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split0.sparql	98	stress	1274	96	8.914521967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split0.sparql	97	stress	1199	96	10.124376912999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split74.sparql	1	warmup	532	42063279	270.360811825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split74.sparql	96	stress	1095	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split74.sparql	98	stress	1660	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split74.sparql	97	stress	1756	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split84.sparql	1	warmup	533	269	11.38130377	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split84.sparql	96	stress	598	269	31.208544991999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split84.sparql	98	stress	807	269	22.039759107	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split84.sparql	97	stress	428	269	40.215835964	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split27.sparql	1	warmup	534	42063279	197.67441911	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split27.sparql	96	stress	1655	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split27.sparql	98	stress	1786	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split27.sparql	97	stress	1667	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split90.sparql	1	warmup	535	42063279	196.76212606400003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split90.sparql	96	stress	755	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split90.sparql	98	stress	1261	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split90.sparql	97	stress	1894	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split43.sparql	1	warmup	536	32	0.074324741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split43.sparql	96	stress	373	32	0.7393656009999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split43.sparql	98	stress	1654	32	1.3478899759999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split43.sparql	97	stress	1960	32	0.876032065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split96.sparql	1	warmup	537	1424	109.31061087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split96.sparql	96	stress	1995	1424	194.74492033599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split96.sparql	98	stress	784	1424	204.091547792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split96.sparql	97	stress	1103	1424	13.50538439	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split63.sparql	1	warmup	538	0	5.367064603	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split63.sparql	96	stress	1251	0	1.06592457	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split63.sparql	98	stress	862	0	7.119263557999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split63.sparql	97	stress	964	0	28.187180211999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split99.sparql	1	warmup	539	0	0.034147605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split99.sparql	96	stress	677	0	0.224330417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split99.sparql	98	stress	978	0	0.12736299099999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split99.sparql	97	stress	1025	0	0.27925210699999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split55.sparql	1	warmup	540	0	13.976914997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split55.sparql	96	stress	309	0	39.289239418	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split55.sparql	98	stress	1348	0	1.5864906840000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split55.sparql	97	stress	1347	0	4.989568102	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split12.sparql	1	warmup	541	42063279	197.421558215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split12.sparql	96	stress	470	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split12.sparql	98	stress	1926	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split12.sparql	97	stress	848	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split40.sparql	1	warmup	542	3	0.06823646700000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split40.sparql	96	stress	791	3	0.48448850600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split40.sparql	98	stress	175	3	0.946697352	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split40.sparql	97	stress	1787	3	1.08252753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split16.sparql	1	warmup	543	2	0.04253823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split16.sparql	96	stress	1042	2	1.033306049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split16.sparql	98	stress	110	2	0.19283758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split16.sparql	97	stress	1602	2	0.658876854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split81.sparql	1	warmup	544	64	4.568143218	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split81.sparql	96	stress	524	64	48.446322592	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split81.sparql	98	stress	788	64	2.470888291	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split81.sparql	97	stress	802	64	1.202913658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split14.sparql	1	warmup	545	5678	17.222052425999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split14.sparql	96	stress	626	5678	104.407647565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split14.sparql	98	stress	251	5678	267.058876351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split14.sparql	97	stress	61	5678	89.392150989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split28.sparql	1	warmup	546	29	0.375753313	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split28.sparql	96	stress	103	29	4.366311982	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split28.sparql	98	stress	1794	29	10.592893429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split28.sparql	97	stress	317	29	3.463453365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split90.sparql	1	warmup	547	2	0.041432788000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split90.sparql	96	stress	1807	2	0.6870554520000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split90.sparql	98	stress	390	2	0.9648599940000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split90.sparql	97	stress	1033	2	1.455154739	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split66.sparql	1	warmup	548	40	1.865925514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split66.sparql	96	stress	181	40	3.1059620239999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split66.sparql	98	stress	913	40	1.561565576	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split66.sparql	97	stress	874	40	0.790954037	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split54.sparql	1	warmup	549	16	0.037654988	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split54.sparql	96	stress	963	16	0.6335909900000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split54.sparql	98	stress	477	16	0.49298826	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split54.sparql	97	stress	1205	16	0.579911383	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split60.sparql	1	warmup	550	0	0.43209762399999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split60.sparql	96	stress	1151	0	9.606924915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split60.sparql	98	stress	1834	0	0.817165261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split60.sparql	97	stress	573	0	8.253953817000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split68.sparql	1	warmup	551	1424	4.643724134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split68.sparql	96	stress	291	1424	129.177507079	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split68.sparql	98	stress	286	1424	7.252650495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split68.sparql	97	stress	1542	1424	121.817190868	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split9.sparql	1	warmup	552	40	0.5169656460000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split9.sparql	96	stress	740	40	3.6478912460000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split9.sparql	98	stress	608	40	5.011040487	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split9.sparql	97	stress	1393	40	3.444178354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split22.sparql	1	warmup	553	42063279	197.806643677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split22.sparql	96	stress	1171	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split22.sparql	98	stress	187	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split22.sparql	97	stress	41	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split62.sparql	1	warmup	554	8008	30.352528186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split62.sparql	96	stress	1034	8008	200.05603370900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split62.sparql	98	stress	1954	8008	20.24346955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split62.sparql	97	stress	362	8008	84.29987285899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split16.sparql	1	warmup	555	342	167.03494586600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split16.sparql	96	stress	1309	342	48.32026879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split16.sparql	98	stress	112	342	34.466315828	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split16.sparql	97	stress	410	342	257.81679168200003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split67.sparql	1	warmup	556	58	0.22058188899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split67.sparql	96	stress	743	58	3.724462879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split67.sparql	98	stress	625	58	1.139788711	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split67.sparql	97	stress	434	58	4.189623411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split76.sparql	1	warmup	557	42063279	219.507639017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split76.sparql	96	stress	340	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split76.sparql	98	stress	1747	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split76.sparql	97	stress	1175	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split21.sparql	1	warmup	558	2533	13.155958007999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split21.sparql	96	stress	1146	2533	102.323884188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split21.sparql	98	stress	780	2533	70.3140241	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split21.sparql	97	stress	383	2533	74.80772138399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split80.sparql	1	warmup	559	1424	4.572919528000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split80.sparql	96	stress	465	1424	6.1522975529999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split80.sparql	98	stress	1547	1424	7.478638186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split80.sparql	97	stress	1551	1424	7.472222164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split57.sparql	1	warmup	560	1424	4.005536858	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split57.sparql	96	stress	1192	1424	149.265352192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split57.sparql	98	stress	1829	1424	41.590242469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split57.sparql	97	stress	85	1424	188.01196618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split98.sparql	1	warmup	561	5777	18.554688298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split98.sparql	96	stress	97	5777	142.505524856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split98.sparql	98	stress	731	5777	121.03150304299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split98.sparql	97	stress	1526	5777	152.94101531700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split69.sparql	1	warmup	562	1196	3.068924615	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split69.sparql	96	stress	837	1196	37.989164979	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split69.sparql	98	stress	1597	1196	26.097331629	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split69.sparql	97	stress	1453	1196	33.982956715	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split87.sparql	1	warmup	563	2063	8.584478956000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split87.sparql	96	stress	1981	2063	85.240546537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split87.sparql	98	stress	1307	2063	39.073810119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split87.sparql	97	stress	736	2063	81.121082266	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split43.sparql	1	warmup	564	2503	9.829474151	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split43.sparql	96	stress	622	2503	24.26356646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split43.sparql	98	stress	659	2503	76.40201429700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split43.sparql	97	stress	130	2503	73.181123805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split92.sparql	1	warmup	565	342	148.499286222	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split92.sparql	96	stress	1889	342	55.736754333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split92.sparql	98	stress	831	342	23.831416513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split92.sparql	97	stress	436	342	59.840057568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split3.sparql	1	warmup	566	0	0.042260600999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split3.sparql	96	stress	1467	0	0.481877823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split3.sparql	98	stress	695	0	0.5011495739999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split3.sparql	97	stress	741	0	0.39852946200000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split71.sparql	1	warmup	567	0	0.033656568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split71.sparql	96	stress	1287	0	0.573019495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split71.sparql	98	stress	1997	0	0.22630174600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split71.sparql	97	stress	171	0	0.127229969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split85.sparql	1	warmup	568	4	0.055406888	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split85.sparql	96	stress	504	4	0.9704701790000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split85.sparql	98	stress	385	4	1.3321225140000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split85.sparql	97	stress	488	4	1.2593974190000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split46.sparql	1	warmup	569	342	15.353215548	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split46.sparql	96	stress	1789	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split46.sparql	98	stress	470	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split46.sparql	97	stress	1187	342	23.347127764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split53.sparql	1	warmup	570	5603	30.255773554	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split53.sparql	96	stress	280	5603	129.032898496	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split53.sparql	98	stress	1844	5603	280.878092335	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split53.sparql	97	stress	1218	5603	150.727063206	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split6.sparql	1	warmup	571	26082	140.845901564	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split6.sparql	96	stress	951	26082	199.85362013900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split6.sparql	98	stress	10	26082	208.865323372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split6.sparql	97	stress	1734	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split57.sparql	1	warmup	572	4	0.033801649	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split57.sparql	96	stress	974	4	0.210237235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split57.sparql	98	stress	1337	4	0.5993744799999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split57.sparql	97	stress	290	4	0.269130331	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split35.sparql	1	warmup	573	5976	15.308872272	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split35.sparql	96	stress	766	5976	153.25178315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split35.sparql	98	stress	754	5976	280.861035867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split35.sparql	97	stress	169	5976	134.621297059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split20.sparql	1	warmup	574	67	0.15360853300000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split20.sparql	96	stress	1156	67	2.4407169090000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split20.sparql	98	stress	941	67	3.062848116	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split20.sparql	97	stress	1783	67	3.568426132	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split72.sparql	1	warmup	575	1101	6.79813472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split72.sparql	96	stress	444	1101	53.548209705	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split72.sparql	98	stress	1411	1101	27.740801933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split72.sparql	97	stress	1479	1101	29.302288466	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split21.sparql	1	warmup	576	51	0.12871370199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split21.sparql	96	stress	448	51	2.10407614	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split21.sparql	98	stress	1843	51	6.150460477999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split21.sparql	97	stress	84	51	2.598043403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split24.sparql	1	warmup	577	1523	10.127562003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split24.sparql	96	stress	204	1523	60.291995775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split24.sparql	98	stress	1252	1523	58.631958641000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split24.sparql	97	stress	47	1523	47.728485699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split12.sparql	1	warmup	578	846	11.430846096	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split12.sparql	96	stress	1130	846	35.61507379000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split12.sparql	98	stress	602	846	54.156221138999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split12.sparql	97	stress	1932	846	40.574416031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split57.sparql	1	warmup	579	342	16.295404513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split57.sparql	96	stress	480	342	58.151869383999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split57.sparql	98	stress	1990	342	128.855637682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split57.sparql	97	stress	1250	342	287.14887448	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split11.sparql	1	warmup	580	210	1.4412352000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split11.sparql	96	stress	358	210	5.834134131	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split11.sparql	98	stress	1231	210	3.154811673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split11.sparql	97	stress	1167	210	5.083279356	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split83.sparql	1	warmup	581	5874	12.308122293	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split83.sparql	96	stress	1374	5874	217.3637222	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split83.sparql	98	stress	1255	5874	18.819908644	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split83.sparql	97	stress	1853	5874	163.378379926	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split26.sparql	1	warmup	582	463	0.885985648	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split26.sparql	96	stress	958	463	6.990693276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split26.sparql	98	stress	25	463	10.301088565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split26.sparql	97	stress	1392	463	18.191164307	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split39.sparql	1	warmup	583	233	0.579832065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split39.sparql	96	stress	1786	233	9.604286825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split39.sparql	98	stress	768	233	1.188541195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split39.sparql	97	stress	453	233	11.781807435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split18.sparql	1	warmup	584	56	0.113292791	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split18.sparql	96	stress	1866	56	3.4664265110000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split18.sparql	98	stress	1130	56	4.06126574	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split18.sparql	97	stress	631	56	5.635754448999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split31.sparql	1	warmup	585	0	10.97107831	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split31.sparql	96	stress	1759	0	34.163985394	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split31.sparql	98	stress	1287	0	1.6869495780000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split31.sparql	97	stress	1092	0	35.730618303	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split77.sparql	1	warmup	586	1424	4.756033895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split77.sparql	96	stress	1248	1424	106.475088966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split77.sparql	98	stress	1496	1424	6.470764772000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split77.sparql	97	stress	1509	1424	6.568110934	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split33.sparql	1	warmup	587	41	0.095548171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split33.sparql	96	stress	13	41	2.9566485869999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split33.sparql	98	stress	1267	41	3.437571132	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split33.sparql	97	stress	504	41	1.4312753759999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split9.sparql	1	warmup	588	2594	6.421761741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split9.sparql	96	stress	992	2594	99.61020766	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split9.sparql	98	stress	1157	2594	36.035818625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split9.sparql	97	stress	1896	2594	103.701592641	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split84.sparql	1	warmup	589	935	4.6442944950000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split84.sparql	96	stress	347	935	70.860251456	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split84.sparql	98	stress	1492	935	26.104088248000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split84.sparql	97	stress	1548	935	9.048549701	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split82.sparql	1	warmup	590	207	8.732698211	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split82.sparql	96	stress	324	207	89.918286187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split82.sparql	98	stress	145	207	15.447673737	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split82.sparql	97	stress	1153	207	37.382405403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split86.sparql	1	warmup	591	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split86.sparql	96	stress	852	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split86.sparql	98	stress	9	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split86.sparql	97	stress	1585	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split18.sparql	1	warmup	592	69	2.7023867360000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split18.sparql	96	stress	1968	69	31.359530989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split18.sparql	98	stress	11	69	4.0754219460000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split18.sparql	97	stress	520	69	1.940895592	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split93.sparql	1	warmup	593	4417	33.904675755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split93.sparql	96	stress	1168	4417	73.608820913	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split93.sparql	98	stress	1180	4417	73.60823940200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split93.sparql	97	stress	1703	4417	80.980472709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split31.sparql	1	warmup	594	1101	9.992969792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split31.sparql	96	stress	304	1101	72.893265972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split31.sparql	98	stress	1344	1101	54.31095972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split31.sparql	97	stress	763	1101	31.364094418	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split52.sparql	1	warmup	595	5968	53.729127532	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split52.sparql	96	stress	593	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split52.sparql	98	stress	1657	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split52.sparql	97	stress	1535	5968	130.251507395	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split75.sparql	1	warmup	596	2038	16.80338175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split75.sparql	96	stress	534	2038	60.650864577	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split75.sparql	98	stress	1467	2038	68.96740372400001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split75.sparql	97	stress	1088	2038	54.92382097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split88.sparql	1	warmup	597	3	0.113792796	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split88.sparql	96	stress	1497	3	0.7793735860000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split88.sparql	98	stress	861	3	0.118423076	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split88.sparql	97	stress	476	3	0.547473324	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split74.sparql	1	warmup	598	6	0.190466375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split74.sparql	96	stress	1734	6	1.340242821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split74.sparql	98	stress	114	6	0.619821231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split74.sparql	97	stress	1967	6	0.909488179	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split68.sparql	1	warmup	599	16	0.16168824599999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split68.sparql	96	stress	1738	16	0.31976113199999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split68.sparql	98	stress	786	16	0.463736239	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split68.sparql	97	stress	697	16	0.47728383700000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split88.sparql	1	warmup	600	209	3.6639209289999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split88.sparql	96	stress	1984	209	7.467804696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split88.sparql	98	stress	1590	209	1.970092105	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split88.sparql	97	stress	1652	209	1.281438772	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split94.sparql	1	warmup	601	5978	53.002850695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split94.sparql	96	stress	268	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split94.sparql	98	stress	343	5978	161.27764468799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split94.sparql	97	stress	852	5978	234.82654477	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split65.sparql	1	warmup	602	1136	15.198142647000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split65.sparql	96	stress	290	1136	51.403710589	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split65.sparql	98	stress	1822	1136	23.46063544	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split65.sparql	97	stress	1790	1136	100.835176856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split79.sparql	1	warmup	603	0	8.286978694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split79.sparql	96	stress	1953	0	1.7836173510000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split79.sparql	98	stress	1658	0	30.263352124	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split79.sparql	97	stress	1106	0	1.176827026	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split11.sparql	1	warmup	604	6513	81.128457509	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split11.sparql	96	stress	1792	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split11.sparql	98	stress	1548	6513	227.963874032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split11.sparql	97	stress	709	6513	1.551740083	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split11.sparql	1	warmup	605	797	11.189060533	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split11.sparql	96	stress	549	797	45.552499481000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split11.sparql	98	stress	334	797	28.400917325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split11.sparql	97	stress	1367	797	29.457136910000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split37.sparql	1	warmup	606	5934	46.05513762100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split37.sparql	96	stress	1015	5934	104.374428081	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split37.sparql	98	stress	1544	5934	182.62418156900003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split37.sparql	97	stress	1155	5934	278.305819665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split49.sparql	1	warmup	607	5893	46.75571633000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split49.sparql	96	stress	1767	5893	243.271052747	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split49.sparql	98	stress	897	5893	263.79959190700004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split49.sparql	97	stress	965	5893	143.32419124799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split42.sparql	1	warmup	608	3191	46.76406384000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split42.sparql	96	stress	1776	3191	166.530969278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split42.sparql	98	stress	248	3191	126.223987917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split42.sparql	97	stress	1714	3191	131.204495815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split80.sparql	1	warmup	609	342	22.778394928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split80.sparql	96	stress	886	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split80.sparql	98	stress	1757	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split80.sparql	97	stress	1330	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split82.sparql	1	warmup	610	1424	11.99328453	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split82.sparql	96	stress	1715	1424	6.96931861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split82.sparql	98	stress	150	1424	14.408417162000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split82.sparql	97	stress	372	1424	75.210010072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split86.sparql	1	warmup	611	233	1.868463713	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split86.sparql	96	stress	1298	233	4.7081227189999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split86.sparql	98	stress	1392	233	7.124988033999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split86.sparql	97	stress	1125	233	24.700428043000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split19.sparql	1	warmup	612	9	0.108623073	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split19.sparql	96	stress	1949	9	0.300733967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split19.sparql	98	stress	641	9	0.334519666	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split19.sparql	97	stress	826	9	0.277315058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split58.sparql	1	warmup	613	2474	21.097536446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split58.sparql	96	stress	1723	2474	71.456468806	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split58.sparql	98	stress	1638	2474	59.05177077000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split58.sparql	97	stress	1660	2474	52.16349387100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split67.sparql	1	warmup	614	21	0.8967273000000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split67.sparql	96	stress	632	21	2.723588233	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split67.sparql	98	stress	322	21	2.4601764530000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split67.sparql	97	stress	1732	21	3.118855882	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split36.sparql	1	warmup	615	0	0.047545438	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split36.sparql	96	stress	457	0	0.07736229400000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split36.sparql	98	stress	1423	0	0.072179706	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split36.sparql	97	stress	1747	0	0.106394471	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split95.sparql	1	warmup	616	10	1.1931668020000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split95.sparql	96	stress	1105	10	5.310875032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split95.sparql	98	stress	675	10	4.012597633	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split95.sparql	97	stress	80	10	3.823060802	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split96.sparql	1	warmup	617	6012	46.006427345	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split96.sparql	96	stress	497	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split96.sparql	98	stress	1039	6012	253.40097643299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split96.sparql	97	stress	292	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split52.sparql	1	warmup	618	0	1.000598587	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split52.sparql	96	stress	1761	0	1.3862672930000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split52.sparql	98	stress	18	0	2.916612777	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split52.sparql	97	stress	926	0	0.633290121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split19.sparql	1	warmup	619	0	16.413725749	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split19.sparql	96	stress	129	0	19.570822917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split19.sparql	98	stress	1922	0	1.414476435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split19.sparql	97	stress	1634	0	1.4699801469999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split64.sparql	1	warmup	620	218	4.149641143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split64.sparql	96	stress	1484	218	34.344670673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split64.sparql	98	stress	649	218	18.872770260000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split64.sparql	97	stress	1929	218	10.666994496000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split17.sparql	1	warmup	621	1326	9.109169652	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split17.sparql	96	stress	1660	1326	19.978183436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split17.sparql	98	stress	1579	1326	0.578707972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split17.sparql	97	stress	1818	1326	32.969239705999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split72.sparql	1	warmup	622	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split72.sparql	96	stress	1769	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split72.sparql	98	stress	1339	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split72.sparql	97	stress	835	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split61.sparql	1	warmup	623	9	0.28086999500000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split61.sparql	96	stress	1757	9	0.82294733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split61.sparql	98	stress	570	9	0.568069905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split61.sparql	97	stress	1494	9	0.5479531980000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split85.sparql	1	warmup	624	0	0.941041853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split85.sparql	96	stress	219	0	4.346967987	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split85.sparql	98	stress	1443	0	32.079891720999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split85.sparql	97	stress	326	0	0.7935468790000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split68.sparql	1	warmup	625	2843	33.975861834	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split68.sparql	96	stress	815	2843	39.35954823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split68.sparql	98	stress	1131	2843	89.467226294	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split68.sparql	97	stress	1945	2843	67.168236998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split5.sparql	1	warmup	626	50	1.40638753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split5.sparql	96	stress	1537	50	3.1679760540000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split5.sparql	98	stress	1628	50	2.316395683	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split5.sparql	97	stress	1072	50	4.017903155	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split11.sparql	1	warmup	627	46	0.436428762	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split11.sparql	96	stress	1024	46	1.6596858630000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split11.sparql	98	stress	1890	46	0.7728456340000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split11.sparql	97	stress	1625	46	0.22012214	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split41.sparql	1	warmup	628	27	1.532826622	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split41.sparql	96	stress	1215	27	14.448713018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split41.sparql	98	stress	1992	27	3.069896837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split41.sparql	97	stress	945	27	1.944450995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split37.sparql	1	warmup	629	9	0.46465375700000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split37.sparql	96	stress	265	9	1.172652752	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split37.sparql	98	stress	1889	9	0.044675333000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split37.sparql	97	stress	1850	9	1.503459643	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split24.sparql	1	warmup	630	2735	29.292222474000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split24.sparql	96	stress	1392	2735	83.375518048	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split24.sparql	98	stress	574	2735	111.747456685	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split24.sparql	97	stress	602	2735	26.703876513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split77.sparql	1	warmup	631	5327	91.53715535799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split77.sparql	96	stress	257	5327	270.13295099500004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split77.sparql	98	stress	221	5327	129.817286837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split77.sparql	97	stress	467	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split38.sparql	1	warmup	632	5147	90.65151851899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split38.sparql	96	stress	1798	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split38.sparql	98	stress	87	5147	192.88442200300003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split38.sparql	97	stress	735	5147	282.87288382099996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split11.sparql	1	warmup	633	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split11.sparql	96	stress	1216	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split11.sparql	98	stress	324	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split11.sparql	97	stress	307	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split88.sparql	1	warmup	634	1290	69.84569259000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split88.sparql	96	stress	890	1290	91.297340209	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split88.sparql	98	stress	1795	1290	108.41674385299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split88.sparql	97	stress	1284	1290	52.596399298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split14.sparql	1	warmup	635	0	11.120338495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split14.sparql	96	stress	1594	0	1.162724948	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split14.sparql	98	stress	1218	0	11.130690024000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split14.sparql	97	stress	155	0	0.695050699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split62.sparql	1	warmup	636	3084	29.193804624000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split62.sparql	96	stress	122	3084	136.825861789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split62.sparql	98	stress	792	3084	189.082442983	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split62.sparql	97	stress	1217	3084	101.91872582799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split39.sparql	1	warmup	637	8008	31.749368793000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split39.sparql	96	stress	1444	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split39.sparql	98	stress	1168	8008	285.985090839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split39.sparql	97	stress	153	8008	3.635491444	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split35.sparql	1	warmup	638	14	0.35681929799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split35.sparql	96	stress	1936	14	4.1054495719999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split35.sparql	98	stress	283	14	9.060579557999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split35.sparql	97	stress	1136	14	3.3011206910000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split24.sparql	1	warmup	639	5724	18.427130261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split24.sparql	96	stress	209	5724	209.721752821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split24.sparql	98	stress	1083	5724	116.32968309700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split24.sparql	97	stress	830	5724	165.51309318600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split65.sparql	1	warmup	640	5	0.208911532	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split65.sparql	96	stress	118	5	0.505429299	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split65.sparql	98	stress	52	5	0.822480529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split65.sparql	97	stress	1604	5	0.6473286220000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split91.sparql	1	warmup	641	49	0.06984256000000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split91.sparql	96	stress	1955	49	0.8566203410000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split91.sparql	98	stress	997	49	1.376300487	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split91.sparql	97	stress	181	49	0.612404583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split46.sparql	1	warmup	642	930	6.4854015039999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split46.sparql	96	stress	441	930	24.883176794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split46.sparql	98	stress	330	930	37.17671418000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split46.sparql	97	stress	1920	930	25.081874605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split39.sparql	1	warmup	643	45	0.054530092	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split39.sparql	96	stress	1486	45	0.8906639780000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split39.sparql	98	stress	272	45	1.834072665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split39.sparql	97	stress	665	45	0.31135522400000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split53.sparql	1	warmup	644	3062	5.253756579	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split53.sparql	96	stress	718	3062	51.36588046	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split53.sparql	98	stress	644	3062	115.75090323299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split53.sparql	97	stress	1070	3062	83.684826667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split53.sparql	1	warmup	645	36	0.213324405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split53.sparql	96	stress	99	36	1.019951797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split53.sparql	98	stress	1020	36	1.083710999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split53.sparql	97	stress	571	36	1.819981546	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split46.sparql	1	warmup	646	2402	5.298977584	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split46.sparql	96	stress	394	2402	31.429634566999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split46.sparql	98	stress	885	2402	61.228861063000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split46.sparql	97	stress	798	2402	34.153128383	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split90.sparql	1	warmup	647	342	279.555826304	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split90.sparql	96	stress	1360	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split90.sparql	98	stress	654	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split90.sparql	97	stress	234	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split31.sparql	1	warmup	648	1562	6.906395129000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split31.sparql	96	stress	1370	1562	34.279684926	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split31.sparql	98	stress	582	1562	38.553980759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split31.sparql	97	stress	1532	1562	31.408089626	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split87.sparql	1	warmup	649	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split87.sparql	96	stress	1121	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split87.sparql	98	stress	705	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split87.sparql	97	stress	1021	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split51.sparql	1	warmup	650	0	30.269203949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split51.sparql	96	stress	1262	0	1.540774724	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split51.sparql	98	stress	1603	0	135.531009856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split51.sparql	97	stress	458	0	1.820750606	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split57.sparql	1	warmup	651	5386	59.975898138999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split57.sparql	96	stress	1018	5386	213.11313071599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split57.sparql	98	stress	1074	5386	231.118443776	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split57.sparql	97	stress	257	5386	173.26290667599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split72.sparql	1	warmup	652	5874	74.63969282500003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split72.sparql	96	stress	476	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split72.sparql	98	stress	1404	5874	162.592185042	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split72.sparql	97	stress	1247	5874	104.75215192200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split83.sparql	1	warmup	653	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split83.sparql	96	stress	1069	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split83.sparql	98	stress	45	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split83.sparql	97	stress	44	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split40.sparql	1	warmup	654	342	241.28907927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split40.sparql	96	stress	801	342	22.568562861999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split40.sparql	98	stress	156	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split40.sparql	97	stress	430	342	50.871417353999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split62.sparql	1	warmup	655	342	25.328831658000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split62.sparql	96	stress	1568	342	41.085418459	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split62.sparql	98	stress	1549	342	21.316247296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split62.sparql	97	stress	82	342	25.070674875999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split4.sparql	1	warmup	656	3069	54.165554695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split4.sparql	96	stress	1983	3069	63.516751844	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split4.sparql	98	stress	1537	3069	110.587304479	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split4.sparql	97	stress	1844	3069	64.594270853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split15.sparql	1	warmup	657	342	23.646893817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split15.sparql	96	stress	223	342	34.489790323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split15.sparql	98	stress	1769	342	22.890482116999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split15.sparql	97	stress	152	342	19.669354122999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split40.sparql	1	warmup	658	1498	52.223166498000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split40.sparql	96	stress	416	1498	67.635545267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split40.sparql	98	stress	946	1498	135.891396157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split40.sparql	97	stress	540	1498	188.788390618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split70.sparql	1	warmup	659	1424	63.775834526000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split70.sparql	96	stress	602	1424	150.91647225	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split70.sparql	98	stress	1819	1424	6.248165583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split70.sparql	97	stress	687	1424	47.456214087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split4.sparql	1	warmup	660	2680	12.587243809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split4.sparql	96	stress	558	2680	33.798945296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split4.sparql	98	stress	259	2680	184.239927795	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split4.sparql	97	stress	588	2680	86.045572297	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split90.sparql	1	warmup	661	0	0.035219372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split90.sparql	96	stress	256	0	0.28922021600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split90.sparql	98	stress	1371	0	0.227418471	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split90.sparql	97	stress	14	0	0.091842452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split66.sparql	1	warmup	662	0	3.8397539960000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split66.sparql	96	stress	1084	0	0.858518263	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split66.sparql	98	stress	159	0	1.384712014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split66.sparql	97	stress	1514	0	2.448762692	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split89.sparql	1	warmup	663	3191	15.077913407999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split89.sparql	96	stress	1650	3191	148.72519282	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split89.sparql	98	stress	1981	3191	119.86410619	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split89.sparql	97	stress	1508	3191	126.78446420600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split35.sparql	1	warmup	664	2351	7.605911361	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split35.sparql	96	stress	500	2351	119.687670313	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split35.sparql	98	stress	1292	2351	18.313255769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split35.sparql	97	stress	922	2351	28.149124165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split41.sparql	1	warmup	665	232	2.528906753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split41.sparql	96	stress	704	232	9.770291805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split41.sparql	98	stress	1187	232	21.747120996000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split41.sparql	97	stress	592	232	9.959123599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split37.sparql	1	warmup	666	30	0.363758145	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split37.sparql	96	stress	391	30	10.483804905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split37.sparql	98	stress	1353	30	5.564642862	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split37.sparql	97	stress	477	30	8.795239629	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split47.sparql	1	warmup	667	0	0.034766662000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split47.sparql	96	stress	1175	0	0.047071557	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split47.sparql	98	stress	1147	0	0.10023099699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split47.sparql	97	stress	1545	0	0.08707922300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split81.sparql	1	warmup	668	2687	6.451862567999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split81.sparql	96	stress	215	2687	79.54153931500002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split81.sparql	98	stress	331	2687	33.802179095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split81.sparql	97	stress	185	2687	101.546111475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split84.sparql	1	warmup	669	0	0.033263732000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split84.sparql	96	stress	1770	0	0.076946687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split84.sparql	98	stress	1722	0	0.09688718800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split84.sparql	97	stress	876	0	0.118468814	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split81.sparql	1	warmup	670	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split81.sparql	96	stress	1470	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split81.sparql	98	stress	837	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split81.sparql	97	stress	358	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split41.sparql	1	warmup	671	6	0.178437772	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split41.sparql	96	stress	1543	6	1.61228077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split41.sparql	98	stress	1664	6	0.8822720829999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split41.sparql	97	stress	8	6	0.936210401	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split23.sparql	1	warmup	672	641	9.436069033999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split23.sparql	96	stress	1347	641	40.45020926100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split23.sparql	98	stress	1097	641	26.006698348	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split23.sparql	97	stress	969	641	20.032119587	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split54.sparql	1	warmup	673	283	4.293507964000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split54.sparql	96	stress	1664	283	9.341825182000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split54.sparql	98	stress	1309	283	2.7583812969999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split54.sparql	97	stress	971	283	8.543771226999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split34.sparql	1	warmup	674	29	1.63066049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split34.sparql	96	stress	1337	29	5.484494512	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split34.sparql	98	stress	661	29	11.020273865999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split34.sparql	97	stress	525	29	3.0569862060000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split97.sparql	1	warmup	675	0	0.110748815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split97.sparql	96	stress	1341	0	0.348131374	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split97.sparql	98	stress	1361	0	0.362771205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split97.sparql	97	stress	917	0	0.444661641	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split52.sparql	1	warmup	676	0	15.75292927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split52.sparql	96	stress	1016	0	2.7013499839999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split52.sparql	98	stress	635	0	1.3537549569999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split52.sparql	97	stress	507	0	1.237397216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split74.sparql	1	warmup	677	49	1.2063194179999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split74.sparql	96	stress	1570	49	1.917932278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split74.sparql	98	stress	944	49	4.3604279560000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split74.sparql	97	stress	412	49	2.421094183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split71.sparql	1	warmup	678	0	1.079453208	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split71.sparql	96	stress	1869	0	1.435604347	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split71.sparql	98	stress	364	0	9.363388376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split71.sparql	97	stress	1294	0	1.252746358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split2.sparql	1	warmup	679	15	0.418171226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split2.sparql	96	stress	1733	15	0.32332136100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split2.sparql	98	stress	1698	15	2.8761007939999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split2.sparql	97	stress	429	15	2.885792167	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split45.sparql	1	warmup	680	342	22.149386655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split45.sparql	96	stress	659	342	286.265305354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split45.sparql	98	stress	293	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split45.sparql	97	stress	324	342	21.26654255	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split35.sparql	1	warmup	681	1424	8.641897455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split35.sparql	96	stress	1836	1424	6.320235413000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split35.sparql	98	stress	1447	1424	38.432192742	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split35.sparql	97	stress	757	1424	18.667032697	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split82.sparql	1	warmup	682	5	0.14526692300000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split82.sparql	96	stress	1442	5	0.430517056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split82.sparql	98	stress	1408	5	0.39185282200000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split82.sparql	97	stress	1395	5	0.12198608300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split24.sparql	1	warmup	683	37	0.7082464509999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split24.sparql	96	stress	1239	37	0.420277316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split24.sparql	98	stress	93	37	0.705695658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split24.sparql	97	stress	442	37	3.152530328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split27.sparql	1	warmup	684	3062	29.098996517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split27.sparql	96	stress	203	3062	8.235140501	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split27.sparql	98	stress	1319	3062	21.386872602	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split27.sparql	97	stress	1287	3062	3.0536714560000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split53.sparql	1	warmup	685	0	0.740981164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split53.sparql	96	stress	1452	0	0.8762143160000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split53.sparql	98	stress	1135	0	0.8884769260000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split53.sparql	97	stress	1893	0	0.826156452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split43.sparql	1	warmup	686	97	1.774317823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split43.sparql	96	stress	1939	97	4.565775709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split43.sparql	98	stress	336	97	4.307438629	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split43.sparql	97	stress	1026	97	24.206939808	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split76.sparql	1	warmup	687	0	0.078063777	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split76.sparql	96	stress	1457	0	0.18665276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split76.sparql	98	stress	1741	0	0.26489446699999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split76.sparql	97	stress	1724	0	0.070288695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split9.sparql	1	warmup	688	0	0.090287109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split9.sparql	96	stress	1645	0	0.379960034	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split9.sparql	98	stress	100	0	0.092974026	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split9.sparql	97	stress	1441	0	0.47838688700000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split96.sparql	1	warmup	689	49	0.098093004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split96.sparql	96	stress	1787	49	3.653151443	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split96.sparql	98	stress	74	49	3.372726226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split96.sparql	97	stress	266	49	5.593360934000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split94.sparql	1	warmup	690	0	1.505082831	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split94.sparql	96	stress	1270	0	8.154619575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split94.sparql	98	stress	37	0	16.652495869000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split94.sparql	97	stress	807	0	1.928556753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split94.sparql	1	warmup	691	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split94.sparql	96	stress	477	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split94.sparql	98	stress	1393	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split94.sparql	97	stress	762	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split30.sparql	1	warmup	692	884	36.56892559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split30.sparql	96	stress	1383	884	75.966364974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split30.sparql	98	stress	1681	884	22.538553471999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split30.sparql	97	stress	1506	884	51.901933224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split9.sparql	1	warmup	693	0	0.06932340299999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split9.sparql	96	stress	362	0	0.112393646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split9.sparql	98	stress	51	0	0.22806590100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split9.sparql	97	stress	432	0	0.117300494	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split2.sparql	1	warmup	694	0	0.053361707	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split2.sparql	96	stress	384	0	0.131290779	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split2.sparql	98	stress	925	0	0.127016183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split2.sparql	97	stress	812	0	0.105881402	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split36.sparql	1	warmup	695	42063279	237.499155559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split36.sparql	96	stress	325	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split36.sparql	98	stress	1428	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split36.sparql	97	stress	867	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split70.sparql	1	warmup	696	3	0.055949016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split70.sparql	96	stress	911	3	0.267946933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split70.sparql	98	stress	1907	3	0.15117835699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split70.sparql	97	stress	1335	3	0.920980421	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split69.sparql	1	warmup	697	55	0.095605005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split69.sparql	96	stress	1006	55	0.7296391959999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split69.sparql	98	stress	393	55	4.534854763	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split69.sparql	97	stress	664	55	0.419763092	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split84.sparql	1	warmup	698	765	10.140975787999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split84.sparql	96	stress	819	765	18.702215374	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split84.sparql	98	stress	327	765	25.317748789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split84.sparql	97	stress	850	765	65.88106026300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split38.sparql	1	warmup	699	1240	30.091217807	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split38.sparql	96	stress	236	1240	121.81835576299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split38.sparql	98	stress	1102	1240	69.677754475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split38.sparql	97	stress	1938	1240	60.011871041000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split59.sparql	1	warmup	700	0	10.071800352	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split59.sparql	96	stress	1722	0	12.49063696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split59.sparql	98	stress	1512	0	1.564358845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split59.sparql	97	stress	1040	0	82.259115802	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split91.sparql	1	warmup	701	5880	25.28191001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split91.sparql	96	stress	360	5880	98.941021075	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split91.sparql	98	stress	777	5880	277.572759116	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split91.sparql	97	stress	95	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split57.sparql	1	warmup	702	969	4.9158876860000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split57.sparql	96	stress	777	969	26.576692174	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split57.sparql	98	stress	305	969	73.348201876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split57.sparql	97	stress	75	969	66.747380557	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split16.sparql	1	warmup	703	7	0.13827785399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split16.sparql	96	stress	1825	7	1.043443284	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split16.sparql	98	stress	356	7	3.71634621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split16.sparql	97	stress	992	7	0.7142186930000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split61.sparql	1	warmup	704	1326	8.244721635	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split61.sparql	96	stress	1696	1326	13.666528527	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split61.sparql	98	stress	681	1326	10.510792011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split61.sparql	97	stress	1131	1326	30.411662859	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split42.sparql	1	warmup	705	10	0.092599165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split42.sparql	96	stress	1277	10	0.31091607800000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split42.sparql	98	stress	1897	10	0.240338906	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split42.sparql	97	stress	871	10	0.30760659900000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split74.sparql	1	warmup	706	115	2.3633611880000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split74.sparql	96	stress	1037	115	6.41316464	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split74.sparql	98	stress	216	115	2.6381400370000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split74.sparql	97	stress	1038	115	9.476798237999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split15.sparql	1	warmup	707	0	0.03283774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split15.sparql	96	stress	15	0	0.11600252400000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split15.sparql	98	stress	1325	0	0.132760921	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split15.sparql	97	stress	249	0	0.156416563	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split41.sparql	1	warmup	708	10	0.557046233	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split41.sparql	96	stress	1752	10	2.146144584	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split41.sparql	98	stress	1332	10	2.418454388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split41.sparql	97	stress	470	10	5.714697566	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split92.sparql	1	warmup	709	3	0.04548613	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split92.sparql	96	stress	85	3	0.45987057200000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split92.sparql	98	stress	1564	3	0.554344568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split92.sparql	97	stress	967	3	0.421450889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split70.sparql	1	warmup	710	0	4.86287087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split70.sparql	96	stress	1713	0	1.15419718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split70.sparql	98	stress	335	0	9.322182218	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split70.sparql	97	stress	1925	0	1.108862758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split61.sparql	1	warmup	711	2183	9.889181002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split61.sparql	96	stress	292	2183	41.812946003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split61.sparql	98	stress	1514	2183	24.693749662	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split61.sparql	97	stress	1154	2183	130.615453113	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split38.sparql	1	warmup	712	2	0.041432285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split38.sparql	96	stress	1194	2	0.288273446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split38.sparql	98	stress	859	2	0.119093658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split38.sparql	97	stress	1407	2	0.90254564	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split1.sparql	1	warmup	713	941	0.765783593	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split1.sparql	96	stress	1365	941	53.233869603	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split1.sparql	98	stress	1669	941	20.470800712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split1.sparql	97	stress	737	941	20.442430135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split42.sparql	1	warmup	714	1535	3.68139086	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split42.sparql	96	stress	1718	1535	47.500620523	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split42.sparql	98	stress	770	1535	31.132122495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split42.sparql	97	stress	689	1535	37.7452193	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split64.sparql	1	warmup	715	0	0.077156984	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split64.sparql	96	stress	1036	0	0.497533182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split64.sparql	98	stress	760	0	0.115565506	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split64.sparql	97	stress	897	0	0.139483188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split14.sparql	1	warmup	716	8712	29.092785476	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split14.sparql	96	stress	385	8712	10.694512836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split14.sparql	98	stress	281	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split14.sparql	97	stress	1334	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split12.sparql	1	warmup	717	50	0.05288771900000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split12.sparql	96	stress	1259	50	0.5026763089999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split12.sparql	98	stress	376	50	2.242855074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split12.sparql	97	stress	1222	50	0.6508751140000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split36.sparql	1	warmup	718	8008	30.95127909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split36.sparql	96	stress	1934	8008	2.652969755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split36.sparql	98	stress	1951	8008	282.77776913	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split36.sparql	97	stress	853	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split94.sparql	1	warmup	719	401	0.7131116590000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split94.sparql	96	stress	798	401	7.386157451	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split94.sparql	98	stress	448	401	19.787934154000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split94.sparql	97	stress	258	401	9.397152983	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split61.sparql	1	warmup	720	48	0.240965259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split61.sparql	96	stress	1162	48	1.8133548640000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split61.sparql	98	stress	1911	48	0.20425097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split61.sparql	97	stress	786	48	2.991983655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split22.sparql	1	warmup	721	1	0.031307809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split22.sparql	96	stress	1237	1	0.20984463	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split22.sparql	98	stress	1836	1	0.40444562700000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split22.sparql	97	stress	414	1	0.268766142	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split85.sparql	1	warmup	722	2038	4.5942888669999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split85.sparql	96	stress	634	2038	42.027046518000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split85.sparql	98	stress	879	2038	45.53629786	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split85.sparql	97	stress	1194	2038	48.658860997000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split94.sparql	1	warmup	723	5393	12.933908042	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split94.sparql	96	stress	1999	5393	102.274268475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split94.sparql	98	stress	1525	5393	149.754917935	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split94.sparql	97	stress	899	5393	147.34088058999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split25.sparql	1	warmup	724	5804	15.471900235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split25.sparql	96	stress	1531	5804	2.140138508	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split25.sparql	98	stress	829	5804	125.472821688	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split25.sparql	97	stress	1246	5804	102.78755322	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split67.sparql	1	warmup	725	322	3.9813207989999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split67.sparql	96	stress	344	322	82.14825920000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split67.sparql	98	stress	680	322	17.116799302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split67.sparql	97	stress	1796	322	23.225097201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split7.sparql	1	warmup	726	29	0.41692271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split7.sparql	96	stress	591	29	10.567603284	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split7.sparql	98	stress	398	29	13.934593347	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split7.sparql	97	stress	1371	29	5.993930252999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split1.sparql	1	warmup	727	2	0.045009253	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split1.sparql	96	stress	234	2	0.998614465	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split1.sparql	98	stress	80	2	0.071157673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split1.sparql	97	stress	1792	2	1.015289561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split85.sparql	1	warmup	728	209	0.3612232	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split85.sparql	96	stress	80	209	1.7108916930000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split85.sparql	98	stress	249	209	0.8878069860000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split85.sparql	97	stress	791	209	2.8249934100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split15.sparql	1	warmup	729	0	0.496039713	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split15.sparql	96	stress	1595	0	0.7569979490000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split15.sparql	98	stress	1782	0	12.904195439	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split15.sparql	97	stress	809	0	1.468851828	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split68.sparql	1	warmup	730	251	0.538964691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split68.sparql	96	stress	726	251	7.721783686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split68.sparql	98	stress	668	251	4.465520279000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split68.sparql	97	stress	138	251	11.772411018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split98.sparql	1	warmup	731	3062	1.200015059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split98.sparql	96	stress	551	3062	188.529696548	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split98.sparql	98	stress	287	3062	143.491384375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split98.sparql	97	stress	1185	3062	22.836933913000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split42.sparql	1	warmup	732	30866	33.649021234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split42.sparql	96	stress	1290	30866	262.26044732099996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split42.sparql	98	stress	678	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split42.sparql	97	stress	100	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split21.sparql	1	warmup	733	5	0.163630362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split21.sparql	96	stress	53	5	0.133405546	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split21.sparql	98	stress	212	5	0.32634536000000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split21.sparql	97	stress	1356	5	1.518206591	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split73.sparql	1	warmup	734	0	0.10790684800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split73.sparql	96	stress	143	0	0.221025533	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split73.sparql	98	stress	14	0	0.091288975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split73.sparql	97	stress	116	0	0.103046739	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split70.sparql	1	warmup	735	0	4.561144391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split70.sparql	96	stress	811	0	1.473946907	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split70.sparql	98	stress	284	0	11.255799864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split70.sparql	97	stress	1373	0	9.98687618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split93.sparql	1	warmup	736	0	0.034756113	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split93.sparql	96	stress	90	0	0.060840827	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split93.sparql	98	stress	108	0	0.16769269	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split93.sparql	97	stress	1603	0	0.180595975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split79.sparql	1	warmup	737	14	0.217830114	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split79.sparql	96	stress	738	14	6.955392176	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split79.sparql	98	stress	1880	14	7.478385392000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split79.sparql	97	stress	1998	14	4.2012918090000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split93.sparql	1	warmup	738	342	277.814009242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split93.sparql	96	stress	1065	342	19.843837249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split93.sparql	98	stress	1246	342	28.81100288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split93.sparql	97	stress	119	342	25.720532069	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split14.sparql	1	warmup	739	0	0.03446844	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split14.sparql	96	stress	873	0	0.048376652	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split14.sparql	98	stress	78	0	0.09395632400000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split14.sparql	97	stress	1632	0	0.075065917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split95.sparql	1	warmup	740	5899	17.021279103	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split95.sparql	96	stress	1808	5899	267.181543067	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split95.sparql	98	stress	1991	5899	249.90594222599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split95.sparql	97	stress	343	5899	217.068200657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split79.sparql	1	warmup	741	107	2.35670442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split79.sparql	96	stress	1569	107	2.150432164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split79.sparql	98	stress	288	107	15.171920445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split79.sparql	97	stress	1767	107	21.562691224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split71.sparql	1	warmup	742	5	0.051860755999999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split71.sparql	96	stress	1190	5	0.7761661759999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split71.sparql	98	stress	103	5	0.195252907	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split71.sparql	97	stress	699	5	0.91399411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split38.sparql	1	warmup	743	60	0.10803364800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split38.sparql	96	stress	1041	60	5.545408216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split38.sparql	98	stress	128	60	3.259086678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split38.sparql	97	stress	1298	60	3.024643389	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split50.sparql	1	warmup	744	66	0.5871658519999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split50.sparql	96	stress	729	66	3.7479118560000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split50.sparql	98	stress	1455	66	4.319239171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split50.sparql	97	stress	1160	66	3.799352642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split97.sparql	1	warmup	745	3062	4.6476852740000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split97.sparql	96	stress	1435	3062	8.595518582999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split97.sparql	98	stress	243	3062	55.717915133999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split97.sparql	97	stress	1127	3062	49.122351998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split28.sparql	1	warmup	746	2	0.060140097999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split28.sparql	96	stress	386	2	0.416356026	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split28.sparql	98	stress	1513	2	0.37349241299999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split28.sparql	97	stress	1871	2	0.24059972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split99.sparql	1	warmup	747	1424	53.379752811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split99.sparql	96	stress	479	1424	33.529688811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split99.sparql	98	stress	1069	1424	6.563918931	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split99.sparql	97	stress	755	1424	68.497755485	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split13.sparql	1	warmup	748	34	0.16594644400000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split13.sparql	96	stress	1253	34	1.065177863	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split13.sparql	98	stress	469	34	3.563524611	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split13.sparql	97	stress	543	34	3.288285283	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split93.sparql	1	warmup	749	2	0.040767044	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split93.sparql	96	stress	1274	2	0.391626962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split93.sparql	98	stress	120	2	0.313097665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split93.sparql	97	stress	29	2	0.308748517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split44.sparql	1	warmup	750	3541	7.968547601999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split44.sparql	96	stress	39	3541	42.395116646000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split44.sparql	98	stress	765	3541	47.21135185	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split44.sparql	97	stress	1577	3541	79.205702882	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split75.sparql	1	warmup	751	1045	9.521152655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split75.sparql	96	stress	107	1045	47.611718723	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split75.sparql	98	stress	489	1045	45.65035459200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split75.sparql	97	stress	1691	1045	46.43487439	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split33.sparql	1	warmup	752	8	0.037728077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split33.sparql	96	stress	878	8	0.467085914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split33.sparql	98	stress	843	8	0.46478955200000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split33.sparql	97	stress	1675	8	1.444425298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split36.sparql	1	warmup	753	5940	11.935434905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split36.sparql	96	stress	1238	5940	81.863418886	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split36.sparql	98	stress	1542	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split36.sparql	97	stress	596	5940	108.79455085200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split29.sparql	1	warmup	754	32	0.07172379599999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split29.sparql	96	stress	1858	32	0.839188127	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split29.sparql	98	stress	309	32	1.382237969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split29.sparql	97	stress	211	32	1.192141288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split58.sparql	1	warmup	755	30866	2.475079131	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split58.sparql	96	stress	1029	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split58.sparql	98	stress	1273	30866	212.38766991900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split58.sparql	97	stress	1928	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split10.sparql	1	warmup	756	0	0.038230916	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split10.sparql	96	stress	1636	0	0.11937443199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split10.sparql	98	stress	473	0	0.093140038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split10.sparql	97	stress	299	0	0.15444252800000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split76.sparql	1	warmup	757	1424	3.2203718360000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split76.sparql	96	stress	1	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split76.sparql	98	stress	277	1424	7.227817148	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split76.sparql	97	stress	796	1424	22.262097421	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split1.sparql	1	warmup	758	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split1.sparql	96	stress	967	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split1.sparql	98	stress	673	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split1.sparql	97	stress	1951	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split17.sparql	1	warmup	759	209	0.773689284	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split17.sparql	96	stress	1775	209	58.782125791000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split17.sparql	98	stress	1899	209	0.658378799	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split17.sparql	97	stress	1809	209	41.465909469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split95.sparql	1	warmup	760	46	0.140179529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split95.sparql	96	stress	1157	46	0.647106989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split95.sparql	98	stress	1495	46	1.880871545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split95.sparql	97	stress	902	46	1.436950317	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split43.sparql	1	warmup	761	7	0.167016358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split43.sparql	96	stress	1389	7	0.825481902	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split43.sparql	98	stress	316	7	0.8972047280000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split43.sparql	97	stress	1113	7	0.340564665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split13.sparql	1	warmup	762	16363	192.959509643	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split13.sparql	96	stress	1466	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split13.sparql	98	stress	109	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split13.sparql	97	stress	381	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split18.sparql	1	warmup	763	13001	149.977674919	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split18.sparql	96	stress	1852	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split18.sparql	98	stress	1704	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split18.sparql	97	stress	1746	13001	147.083236134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split59.sparql	1	warmup	764	5816	53.455094394	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split59.sparql	96	stress	1189	5816	154.39624410000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split59.sparql	98	stress	1087	5816	153.42857526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split59.sparql	97	stress	1882	5816	67.051179437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split12.sparql	1	warmup	765	8008	15.391097470999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split12.sparql	96	stress	1820	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split12.sparql	98	stress	989	8008	28.129006301999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split12.sparql	97	stress	1996	8008	186.618845719	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split97.sparql	1	warmup	766	5386	16.712788347999993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split97.sparql	96	stress	1219	5386	118.70885495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split97.sparql	98	stress	1199	5386	101.14381881799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split97.sparql	97	stress	382	5386	276.58511077000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split20.sparql	1	warmup	767	207	0.586942823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split20.sparql	96	stress	1741	207	22.03576008	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split20.sparql	98	stress	203	207	87.54939604100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split20.sparql	97	stress	1794	207	67.49602285600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split99.sparql	1	warmup	768	797	3.107264925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split99.sparql	96	stress	1566	797	3.1172242619999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split99.sparql	98	stress	232	797	39.964954325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split99.sparql	97	stress	352	797	29.188793036999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split86.sparql	1	warmup	769	342	140.777604682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split86.sparql	96	stress	197	342	26.006822344	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split86.sparql	98	stress	817	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split86.sparql	97	stress	342	342	292.53340924099996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split43.sparql	1	warmup	770	16363	17.700232892	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split43.sparql	96	stress	1091	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split43.sparql	98	stress	1697	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split43.sparql	97	stress	1805	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S6/S6_split51.sparql	1	warmup	771	798	5.930574686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split51.sparql	96	stress	406	798	31.558167878000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split51.sparql	98	stress	1699	798	21.74788519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split51.sparql	97	stress	406	798	5.773894491	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split57.sparql	1	warmup	772	37	0.039593959	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split57.sparql	96	stress	1513	37	0.280029908	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split57.sparql	98	stress	1526	37	0.37738951299999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split57.sparql	97	stress	260	37	0.686493625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split88.sparql	1	warmup	773	0	2.9373781720000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split88.sparql	96	stress	439	0	1.66921299	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split88.sparql	98	stress	1694	0	1.029189122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split88.sparql	97	stress	1007	0	1.388340414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split64.sparql	1	warmup	774	209	0.565834602	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split64.sparql	96	stress	1244	209	12.329189214000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split64.sparql	98	stress	1888	209	3.219330568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split64.sparql	97	stress	1408	209	13.364287725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split7.sparql	1	warmup	775	1343	4.168481121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split7.sparql	96	stress	1532	1343	45.681506588000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split7.sparql	98	stress	1556	1343	43.075455201000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split7.sparql	97	stress	947	1343	24.94010675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split82.sparql	1	warmup	776	5906	13.962142352999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split82.sparql	96	stress	938	5906	88.656808918	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split82.sparql	98	stress	1110	5906	132.81579274700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split82.sparql	97	stress	991	5906	179.510740499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split73.sparql	1	warmup	777	0	0.517925591	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split73.sparql	96	stress	435	0	1.3912440469999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split73.sparql	98	stress	947	0	21.395550527	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split73.sparql	97	stress	1216	0	2.8278777770000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split50.sparql	1	warmup	778	0	5.263882969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split50.sparql	96	stress	1961	0	30.382117395999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split50.sparql	98	stress	822	0	30.296518375999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split50.sparql	97	stress	1366	0	37.902283872	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split45.sparql	1	warmup	779	5894	11.221902921000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split45.sparql	96	stress	1002	5894	94.75606308200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split45.sparql	98	stress	1748	5894	286.17747454899995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split45.sparql	97	stress	1158	5894	102.360451529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split34.sparql	1	warmup	780	8008	2.276725376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split34.sparql	96	stress	69	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split34.sparql	98	stress	214	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split34.sparql	97	stress	1742	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split9.sparql	1	warmup	781	187	1.946753381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split9.sparql	96	stress	320	187	12.126490579	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split9.sparql	98	stress	494	187	13.586235268	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split9.sparql	97	stress	463	187	29.835341495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split56.sparql	1	warmup	782	26082	38.597431038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split56.sparql	96	stress	303	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split56.sparql	98	stress	1924	26082	160.05129336800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split56.sparql	97	stress	233	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split52.sparql	1	warmup	783	0	0.033241316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split52.sparql	96	stress	758	0	0.141367251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split52.sparql	98	stress	1170	0	0.18745851	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split52.sparql	97	stress	694	0	0.080135525	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split31.sparql	1	warmup	784	0	2.068918792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split31.sparql	96	stress	1665	0	1.476689582	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split31.sparql	98	stress	982	0	1.4035336230000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split31.sparql	97	stress	638	0	2.467322899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split56.sparql	1	warmup	785	840	0.298621111	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split56.sparql	96	stress	1208	840	50.79972236800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split56.sparql	98	stress	151	840	62.360027063000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split56.sparql	97	stress	685	840	70.32692691999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split86.sparql	1	warmup	786	2474	8.041126364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split86.sparql	96	stress	1474	2474	85.557898495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split86.sparql	98	stress	1148	2474	40.776862635	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split86.sparql	97	stress	127	2474	92.806399669	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split77.sparql	1	warmup	787	60	0.148408689	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split77.sparql	96	stress	717	60	3.8215581210000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split77.sparql	98	stress	1002	60	4.791734078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split77.sparql	97	stress	658	60	2.7485006710000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split80.sparql	1	warmup	788	300	1.92428382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split80.sparql	96	stress	6	300	10.433654598	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split80.sparql	98	stress	1223	300	4.9158006720000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split80.sparql	97	stress	146	300	5.6842662079999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split18.sparql	1	warmup	789	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split18.sparql	96	stress	715	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split18.sparql	98	stress	1593	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split18.sparql	97	stress	901	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split13.sparql	1	warmup	790	325	2.975200446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split13.sparql	96	stress	1956	325	9.203411447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split13.sparql	98	stress	1609	325	15.304293185	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split13.sparql	97	stress	858	325	15.443352052	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split6.sparql	1	warmup	791	1523	14.86258276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split6.sparql	96	stress	131	1523	84.565629896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split6.sparql	98	stress	1028	1523	90.429776691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split6.sparql	97	stress	1823	1523	79.341806866	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split0.sparql	1	warmup	792	19	0.12676518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split0.sparql	96	stress	1614	19	0.589183886	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split0.sparql	98	stress	1690	19	0.407038467	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split0.sparql	97	stress	1690	19	0.46381754299999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split26.sparql	1	warmup	793	1343	1.044409009	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split26.sparql	96	stress	1698	1343	28.508873834000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split26.sparql	98	stress	896	1343	43.29178800800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split26.sparql	97	stress	7	1343	25.865701165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split39.sparql	1	warmup	794	10	1.107414378	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split39.sparql	96	stress	19	10	4.175913311	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split39.sparql	98	stress	395	10	10.065297562000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split39.sparql	97	stress	484	10	3.439617857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split96.sparql	1	warmup	795	969	3.398368764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split96.sparql	96	stress	968	969	151.194817546	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split96.sparql	98	stress	575	969	101.019730197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split96.sparql	97	stress	1041	969	73.787847568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split81.sparql	1	warmup	796	1391	6.9222365770000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split81.sparql	96	stress	991	1391	3.863676079	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split81.sparql	98	stress	1313	1391	26.016421105000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split81.sparql	97	stress	589	1391	19.141671381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split87.sparql	1	warmup	797	104	5.973978389	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split87.sparql	96	stress	910	104	5.293448411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split87.sparql	98	stress	129	104	15.169930675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split87.sparql	97	stress	620	104	23.332613720999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split75.sparql	1	warmup	798	395	2.658207725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split75.sparql	96	stress	918	395	7.558968494	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split75.sparql	98	stress	210	395	13.015206473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split75.sparql	97	stress	1807	395	20.10383574	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split38.sparql	1	warmup	799	253	2.1265181760000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split38.sparql	96	stress	545	253	15.26035948	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split38.sparql	98	stress	1403	253	12.752284496	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split38.sparql	97	stress	1852	253	7.66277376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split45.sparql	1	warmup	800	0	44.370024082	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split45.sparql	96	stress	1139	0	2.0755865940000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split45.sparql	98	stress	1346	0	17.327252313000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split45.sparql	97	stress	1840	0	1.963548109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split50.sparql	1	warmup	801	119	4.6263330069999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split50.sparql	96	stress	1350	119	12.078009514000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split50.sparql	98	stress	161	119	22.001569231999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split50.sparql	97	stress	1627	119	9.665618065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split26.sparql	1	warmup	802	5902	58.170031568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split26.sparql	96	stress	1960	5902	176.071346861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split26.sparql	98	stress	881	5902	193.03225943200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split26.sparql	97	stress	526	5902	79.136140037	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split22.sparql	1	warmup	803	342	161.184133264	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split22.sparql	96	stress	1292	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split22.sparql	98	stress	928	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split22.sparql	97	stress	1678	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split72.sparql	1	warmup	804	4	0.039957283999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split72.sparql	96	stress	1701	4	0.217504607	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split72.sparql	98	stress	523	4	1.535191063	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split72.sparql	97	stress	141	4	0.581405067	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split44.sparql	1	warmup	805	0	2.632305967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split44.sparql	96	stress	537	0	18.965854928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split44.sparql	98	stress	540	0	18.120016517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split44.sparql	97	stress	286	0	12.109991362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split85.sparql	1	warmup	806	47	0.180129483	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split85.sparql	96	stress	25	47	1.3854319089999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split85.sparql	98	stress	141	47	5.8527362400000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split85.sparql	97	stress	1836	47	2.217648861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split41.sparql	1	warmup	807	0	0.536754017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split41.sparql	96	stress	1762	0	0.8950096909999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split41.sparql	98	stress	1224	0	1.085073059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split41.sparql	97	stress	1003	0	1.287106459	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split25.sparql	1	warmup	808	3380	7.102764812999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split25.sparql	96	stress	576	3380	67.941850608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split25.sparql	98	stress	1727	3380	56.752595083	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split25.sparql	97	stress	1434	3380	96.414942446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split68.sparql	1	warmup	809	8993	17.296912006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split68.sparql	96	stress	675	8993	195.76271658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split68.sparql	98	stress	1027	8993	174.75625049099997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split68.sparql	97	stress	594	8993	110.706111541	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split19.sparql	1	warmup	810	2843	11.585038753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split19.sparql	96	stress	671	2843	32.714098162	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split19.sparql	98	stress	1238	2843	30.328432328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split19.sparql	97	stress	1100	2843	53.591202159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split51.sparql	1	warmup	811	2875	10.790089112999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split51.sparql	96	stress	721	2875	152.103246873	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split51.sparql	98	stress	1118	2875	31.258683976	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split51.sparql	97	stress	399	2875	29.683959860999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split28.sparql	1	warmup	812	4425	16.791128047999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split28.sparql	96	stress	115	4425	209.66436181400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split28.sparql	98	stress	550	4425	255.01468879599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split28.sparql	97	stress	347	4425	143.678150166	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split30.sparql	1	warmup	813	311	2.766273228	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split30.sparql	96	stress	1388	311	28.545043015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split30.sparql	98	stress	1505	311	14.385660779	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split30.sparql	97	stress	963	311	15.056853407	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split10.sparql	1	warmup	814	1534	5.359074716	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split10.sparql	96	stress	1882	1534	42.870066181999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split10.sparql	98	stress	566	1534	110.473219631	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split10.sparql	97	stress	1892	1534	32.648714475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split98.sparql	1	warmup	815	49	0.31641984300000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split98.sparql	96	stress	508	49	12.142717224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split98.sparql	98	stress	1400	49	5.124385209	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split98.sparql	97	stress	1961	49	4.541623385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split74.sparql	1	warmup	816	13001	18.39750988	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split74.sparql	96	stress	262	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split74.sparql	98	stress	125	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split74.sparql	97	stress	413	13001	258.390467188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split48.sparql	1	warmup	817	5457	25.906679218	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split48.sparql	96	stress	584	5457	200.49140217299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split48.sparql	98	stress	333	5457	49.587699218999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split48.sparql	97	stress	913	5457	89.398662476	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split44.sparql	1	warmup	818	342	18.241938609	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split44.sparql	96	stress	337	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split44.sparql	98	stress	1540	342	24.664311975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split44.sparql	97	stress	606	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split26.sparql	1	warmup	819	783	2.353058435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split26.sparql	96	stress	867	783	24.564351913000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split26.sparql	98	stress	191	783	45.612631548	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split26.sparql	97	stress	327	783	23.809120696999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split3.sparql	1	warmup	820	1	0.043166138	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split3.sparql	96	stress	676	1	0.390582224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split3.sparql	98	stress	1685	1	0.416817173	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split3.sparql	97	stress	416	1	0.487338712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split19.sparql	1	warmup	821	1424	44.937590183000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split19.sparql	96	stress	231	1424	95.15298387600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split19.sparql	98	stress	1809	1424	17.020211533	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split19.sparql	97	stress	895	1424	8.556206579	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split32.sparql	1	warmup	822	2518	5.270496670000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split32.sparql	96	stress	930	2518	26.466855774000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split32.sparql	98	stress	591	2518	76.860834432	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split32.sparql	97	stress	1404	2518	46.618890033999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split21.sparql	1	warmup	823	16363	19.610766425	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split21.sparql	96	stress	1409	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split21.sparql	98	stress	1125	16363	16.069455599999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split21.sparql	97	stress	1374	16363	48.133909928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split11.sparql	1	warmup	824	0	0.032214625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split11.sparql	96	stress	182	0	0.15752420900000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split11.sparql	98	stress	1047	0	0.230340403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split11.sparql	97	stress	1452	0	0.134961702	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split13.sparql	1	warmup	825	1424	4.697883718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split13.sparql	96	stress	273	1424	36.208910441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split13.sparql	98	stress	1745	1424	254.639332187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split13.sparql	97	stress	1252	1424	6.877755916	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split21.sparql	1	warmup	826	2805	12.942872519000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split21.sparql	96	stress	428	2805	81.84877387200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split21.sparql	98	stress	90	2805	44.173606437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split21.sparql	97	stress	1412	2805	81.244240745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split16.sparql	1	warmup	827	3521	4.35386178	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split16.sparql	96	stress	1473	3521	56.154138388999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split16.sparql	98	stress	1227	3521	29.447433136	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split16.sparql	97	stress	203	3521	107.32910870799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split90.sparql	1	warmup	828	1909	4.908751529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split90.sparql	96	stress	1561	1909	42.076187381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split90.sparql	98	stress	179	1909	33.309048681	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split90.sparql	97	stress	1885	1909	30.628769905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split97.sparql	1	warmup	829	0	1.017964061	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split97.sparql	96	stress	1364	0	1.588473016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split97.sparql	98	stress	1093	0	1.683083384	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split97.sparql	97	stress	951	0	2.0225051830000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split61.sparql	1	warmup	830	0	0.741913967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split61.sparql	96	stress	1349	0	1.367363354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split61.sparql	98	stress	1490	0	39.22581113	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split61.sparql	97	stress	990	0	32.159440999999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split94.sparql	1	warmup	831	46	0.038223915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split94.sparql	96	stress	1689	46	0.70865475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split94.sparql	98	stress	1113	46	0.278809951	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split94.sparql	97	stress	1695	46	0.6570133220000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split13.sparql	1	warmup	832	55	0.043271743	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split13.sparql	96	stress	1025	55	2.210991677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split13.sparql	98	stress	1988	55	1.180337845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split13.sparql	97	stress	1902	55	3.802059639	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split71.sparql	1	warmup	833	39	0.038177292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split71.sparql	96	stress	1883	39	0.983074797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split71.sparql	98	stress	519	39	0.42960938200000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split71.sparql	97	stress	614	39	0.998788604	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split71.sparql	1	warmup	834	605	4.480017416	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split71.sparql	96	stress	305	605	79.970983141	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split71.sparql	98	stress	1016	605	27.703659234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split71.sparql	97	stress	305	605	92.567666449	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split91.sparql	1	warmup	835	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split91.sparql	96	stress	887	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split91.sparql	98	stress	1265	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split91.sparql	97	stress	246	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split6.sparql	1	warmup	836	0	1.1259607699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split6.sparql	96	stress	1972	0	1.244200306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split6.sparql	98	stress	1828	0	1.874895261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split6.sparql	97	stress	1253	0	18.252251681	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split25.sparql	1	warmup	837	26082	200.643376107	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split25.sparql	96	stress	1491	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split25.sparql	98	stress	8	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split25.sparql	97	stress	1895	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split29.sparql	1	warmup	838	0	0.781454016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split29.sparql	96	stress	999	0	1.6191796840000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split29.sparql	98	stress	692	0	1.1703267590000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split29.sparql	97	stress	254	0	22.608705395999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split47.sparql	1	warmup	839	45	0.121443456	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split47.sparql	96	stress	947	45	0.8143679180000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split47.sparql	98	stress	1845	45	3.326415481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split47.sparql	97	stress	1727	45	1.349701482	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split62.sparql	1	warmup	840	3062	2.714316605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split62.sparql	96	stress	1969	3062	76.58697088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split62.sparql	98	stress	1481	3062	144.051133041	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split62.sparql	97	stress	590	3062	19.498492235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split80.sparql	1	warmup	841	0	0.0333242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split80.sparql	96	stress	11	0	0.164626824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split80.sparql	98	stress	1462	0	0.153792625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split80.sparql	97	stress	863	0	0.098213991	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split44.sparql	1	warmup	842	0	0.032241014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split44.sparql	96	stress	1577	0	0.163382143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split44.sparql	98	stress	723	0	0.100548698	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split44.sparql	97	stress	738	0	0.17078488100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split33.sparql	1	warmup	843	342	18.070394104000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split33.sparql	96	stress	45	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split33.sparql	98	stress	372	342	26.767060741999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split33.sparql	97	stress	304	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split18.sparql	1	warmup	844	6	0.052312436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split18.sparql	96	stress	437	6	0.468434319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split18.sparql	98	stress	1009	6	1.643573164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split18.sparql	97	stress	854	6	1.149649226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split96.sparql	1	warmup	845	0	0.7626436740000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split96.sparql	96	stress	1914	0	1.071451785	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split96.sparql	98	stress	745	0	2.6076226000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split96.sparql	97	stress	882	0	22.752974267000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split92.sparql	1	warmup	846	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split92.sparql	96	stress	1269	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split92.sparql	98	stress	902	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split92.sparql	97	stress	611	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split74.sparql	1	warmup	847	4122	32.660738785	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split74.sparql	96	stress	868	4122	120.128338864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split74.sparql	98	stress	1977	4122	153.01031650000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split74.sparql	97	stress	1350	4122	186.183294583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split44.sparql	1	warmup	848	207	6.360290292999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split44.sparql	96	stress	335	207	53.15243108	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split44.sparql	98	stress	1301	207	1.1970734459999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split44.sparql	97	stress	545	207	8.905389758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split60.sparql	1	warmup	849	7	0.180646315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split60.sparql	96	stress	1079	7	0.30915847	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split60.sparql	98	stress	880	7	0.40716831700000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split60.sparql	97	stress	1397	7	0.413236884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split73.sparql	1	warmup	850	64	1.155280237	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split73.sparql	96	stress	765	64	25.42830091	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split73.sparql	98	stress	708	64	71.779269917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split73.sparql	97	stress	1178	64	49.616474102	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split76.sparql	1	warmup	851	34	0.556203366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split76.sparql	96	stress	844	34	2.444354959	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split76.sparql	98	stress	1424	34	1.469372545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split76.sparql	97	stress	1635	34	2.323882432	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split80.sparql	1	warmup	852	167	4.080153518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split80.sparql	96	stress	1480	167	9.847226104	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split80.sparql	98	stress	1483	167	12.85379525	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split80.sparql	97	stress	265	167	9.739859537000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split22.sparql	1	warmup	853	114	1.442690707	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split22.sparql	96	stress	87	114	0.86485664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split22.sparql	98	stress	396	114	72.499823409	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split22.sparql	97	stress	1631	114	51.69085294600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split54.sparql	1	warmup	854	26082	165.216732637	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split54.sparql	96	stress	995	26082	237.658203528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split54.sparql	98	stress	1892	26082	190.53405275	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split54.sparql	97	stress	539	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S6/S6_split22.sparql	1	warmup	855	1027	10.55377382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split22.sparql	96	stress	1072	1027	40.037804902000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split22.sparql	98	stress	1995	1027	25.413057756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split22.sparql	97	stress	660	1027	27.916275316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split3.sparql	1	warmup	856	976	2.932005873	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split3.sparql	96	stress	1007	976	18.271084181	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split3.sparql	98	stress	718	976	51.123034839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split3.sparql	97	stress	1461	976	26.899227894000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split46.sparql	1	warmup	857	7	0.061856582	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split46.sparql	96	stress	1413	7	0.8439478189999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split46.sparql	98	stress	1677	7	0.17843015399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split46.sparql	97	stress	1983	7	0.397800028	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split25.sparql	1	warmup	858	167	0.126313394	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split25.sparql	96	stress	1230	167	4.348901857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split25.sparql	98	stress	1128	167	17.164618819	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split25.sparql	97	stress	1952	167	14.96332724	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split61.sparql	1	warmup	859	4417	6.392285931	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split61.sparql	96	stress	601	4417	111.434952986	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split61.sparql	98	stress	1883	4417	85.210844881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split61.sparql	97	stress	1437	4417	86.566438765	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split65.sparql	1	warmup	860	5887	19.024806018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split65.sparql	96	stress	1849	5887	23.610067935	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split65.sparql	98	stress	610	5887	178.09140721400001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split65.sparql	97	stress	228	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split32.sparql	1	warmup	861	421	2.978646632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split32.sparql	96	stress	178	421	13.164404745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split32.sparql	98	stress	323	421	8.704959553	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split32.sparql	97	stress	269	421	0.8263710559999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split48.sparql	1	warmup	862	342	155.21412630700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split48.sparql	96	stress	699	342	21.246259171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split48.sparql	98	stress	48	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split48.sparql	97	stress	984	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split37.sparql	1	warmup	863	0	0.7618816629999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split37.sparql	96	stress	1221	0	0.862123952	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split37.sparql	98	stress	1755	0	1.896128244	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split37.sparql	97	stress	940	0	1.146975799	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split4.sparql	1	warmup	864	5785	18.431737867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split4.sparql	96	stress	207	5785	253.034880336	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split4.sparql	98	stress	684	5785	125.69150187299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split4.sparql	97	stress	979	5785	175.367551974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split6.sparql	1	warmup	865	10	0.04200003099999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split6.sparql	96	stress	30	10	0.525943725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split6.sparql	98	stress	417	10	0.096893064	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split6.sparql	97	stress	1876	10	0.290037224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split45.sparql	1	warmup	866	210	2.162927846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split45.sparql	96	stress	573	210	5.158058027	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split45.sparql	98	stress	16	210	10.86930911	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split45.sparql	97	stress	1292	210	9.380798261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split4.sparql	1	warmup	867	1559	5.827228749	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split4.sparql	96	stress	1584	1559	49.655014905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split4.sparql	98	stress	808	1559	47.218186169	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split4.sparql	97	stress	787	1559	54.446520306000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split99.sparql	1	warmup	868	2402	4.270625548	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split99.sparql	96	stress	1448	2402	66.882063824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split99.sparql	98	stress	1866	2402	57.208628308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split99.sparql	97	stress	1	2402	32.260269055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split30.sparql	1	warmup	869	31	0.044474837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split30.sparql	96	stress	166	31	1.064061848	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split30.sparql	98	stress	96	31	0.198845181	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split30.sparql	97	stress	1615	31	0.49066500700000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split9.sparql	1	warmup	870	28	0.101760839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split9.sparql	96	stress	903	28	1.4331519860000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split9.sparql	98	stress	1635	28	1.298017121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split9.sparql	97	stress	346	28	0.915650437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split21.sparql	1	warmup	871	3232	9.419172371	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split21.sparql	96	stress	1519	3232	6.516068252999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split21.sparql	98	stress	1474	3232	155.36776928199998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split21.sparql	97	stress	503	3232	67.56223284	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split76.sparql	1	warmup	872	0	0.032570290999999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split76.sparql	96	stress	327	0	0.151798141	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split76.sparql	98	stress	1114	0	0.13733823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split76.sparql	97	stress	454	0	0.07968153800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split19.sparql	1	warmup	874	0	0.7868161810000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split19.sparql	96	stress	1196	0	3.760340266	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split19.sparql	98	stress	865	0	1.844620011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split19.sparql	97	stress	731	0	1.346928015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split28.sparql	1	warmup	875	365	0.7574653130000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split28.sparql	96	stress	936	365	7.398683175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split28.sparql	98	stress	1851	365	35.302768833	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split28.sparql	97	stress	1955	365	13.391743624999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split74.sparql	1	warmup	876	1088	16.267483222	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split74.sparql	96	stress	1516	1088	38.397478516999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split74.sparql	98	stress	1802	1088	91.47535909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split74.sparql	97	stress	1510	1088	55.600862584000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split30.sparql	1	warmup	877	342	17.989167274	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split30.sparql	96	stress	343	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split30.sparql	98	stress	1412	342	30.149043593000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split30.sparql	97	stress	1059	342	22.292409089	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split5.sparql	1	warmup	878	2353	21.946774839000007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split5.sparql	96	stress	222	2353	94.64597542899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split5.sparql	98	stress	1779	2353	175.49914301200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split5.sparql	97	stress	1422	2353	112.361243788	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split12.sparql	1	warmup	879	4	0.031124655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split12.sparql	96	stress	1112	4	0.6141619960000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split12.sparql	98	stress	415	4	0.114133615	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split12.sparql	97	stress	1698	4	0.663231162	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split83.sparql	1	warmup	880	4425	9.626760362999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split83.sparql	96	stress	606	4425	140.311396084	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split83.sparql	98	stress	487	4425	226.515060285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split83.sparql	97	stress	36	4425	242.83135994900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split12.sparql	1	warmup	881	1424	53.178578922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split12.sparql	96	stress	1928	1424	10.692810253	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split12.sparql	98	stress	660	1424	172.42543797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split12.sparql	97	stress	365	1424	8.611996318	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split93.sparql	1	warmup	882	15	0.064679687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split93.sparql	96	stress	847	15	1.760122353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split93.sparql	98	stress	733	15	1.006692971	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split93.sparql	97	stress	954	15	0.674395739	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split4.sparql	1	warmup	883	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split4.sparql	96	stress	644	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split4.sparql	98	stress	1683	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split4.sparql	97	stress	339	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split18.sparql	1	warmup	884	34	0.211054655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split18.sparql	96	stress	253	34	1.8636291090000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split18.sparql	98	stress	92	34	0.278316299	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split18.sparql	97	stress	818	34	0.322842389	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split93.sparql	1	warmup	885	1424	7.302877193	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split93.sparql	96	stress	1070	1424	6.888503601	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split93.sparql	98	stress	498	1424	79.72788099899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split93.sparql	97	stress	1482	1424	7.8737747670000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split23.sparql	1	warmup	886	846	10.926309364000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split23.sparql	96	stress	669	846	19.992429534	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split23.sparql	98	stress	39	846	21.901346296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split23.sparql	97	stress	572	846	33.723389632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split13.sparql	1	warmup	887	17	0.8764894790000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split13.sparql	96	stress	1447	17	3.624484017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split13.sparql	98	stress	1484	17	4.2746998419999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split13.sparql	97	stress	1595	17	2.112811636	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split96.sparql	1	warmup	888	21	0.126645657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split96.sparql	96	stress	863	21	0.60098077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split96.sparql	98	stress	1177	21	0.6649308989999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split96.sparql	97	stress	1296	21	0.470924385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split5.sparql	1	warmup	889	913	3.560038992	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split5.sparql	96	stress	1974	913	2.06618651	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split5.sparql	98	stress	1649	913	15.886964007000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split5.sparql	97	stress	471	913	59.290102271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split47.sparql	1	warmup	890	4417	3.9590858019999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split47.sparql	96	stress	1644	4417	64.02049522899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split47.sparql	98	stress	549	4417	99.469887895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split47.sparql	97	stress	845	4417	120.587927549	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split25.sparql	1	warmup	891	15	0.968530199	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split25.sparql	96	stress	1829	15	0.7686119229999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split25.sparql	98	stress	1398	15	10.050742243	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split25.sparql	97	stress	1785	15	0.8815034420000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split11.sparql	1	warmup	892	0	20.084835472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split11.sparql	96	stress	1441	0	90.173151689	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split11.sparql	98	stress	1617	0	35.627775704	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split11.sparql	97	stress	1166	0	2.264113906	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split92.sparql	1	warmup	893	852	7.520270131	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split92.sparql	96	stress	928	852	14.01579943	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split92.sparql	98	stress	401	852	42.293426174000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split92.sparql	97	stress	1890	852	26.345058676999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split82.sparql	1	warmup	894	655	4.639661469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split82.sparql	96	stress	1705	655	6.39865944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split82.sparql	98	stress	580	655	24.384831825000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split82.sparql	97	stress	1981	655	17.776725854000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split65.sparql	1	warmup	895	852	0.457062387	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split65.sparql	96	stress	323	852	55.459610715	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split65.sparql	98	stress	1933	852	34.966477978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split65.sparql	97	stress	457	852	71.149618825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split92.sparql	1	warmup	896	34	0.5193473300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split92.sparql	96	stress	1173	34	1.788458005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split92.sparql	98	stress	539	34	2.168818095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split92.sparql	97	stress	765	34	1.594403292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split66.sparql	1	warmup	897	292	3.098061182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split66.sparql	96	stress	555	292	5.4853452339999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split66.sparql	98	stress	1987	292	11.127043515999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split66.sparql	97	stress	197	292	17.329711392	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split28.sparql	1	warmup	898	0	0.043223069	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split28.sparql	96	stress	1592	0	0.06915106900000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split28.sparql	98	stress	400	0	0.071403547	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split28.sparql	97	stress	1140	0	0.11787749800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split65.sparql	1	warmup	899	209	1.307263159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split65.sparql	96	stress	1415	209	5.543587843999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split65.sparql	98	stress	32	209	4.848640062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split65.sparql	97	stress	1589	209	3.86683944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split35.sparql	1	warmup	900	7	0.094960796	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split35.sparql	96	stress	1618	7	0.992973536	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split35.sparql	98	stress	1288	7	0.09730163300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split35.sparql	97	stress	1460	7	0.166520631	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split94.sparql	1	warmup	901	913	0.67007007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split94.sparql	96	stress	306	913	25.075745524000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split94.sparql	98	stress	280	913	31.086421293	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split94.sparql	97	stress	1950	913	51.086611481000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split3.sparql	1	warmup	902	44	0.6914462640000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split3.sparql	96	stress	570	44	1.432960205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split3.sparql	98	stress	892	44	2.45658938	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split3.sparql	97	stress	915	44	1.372916789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split39.sparql	1	warmup	903	1424	7.855058444	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split39.sparql	96	stress	145	1424	205.62300062900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split39.sparql	98	stress	1240	1424	7.028239457000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split39.sparql	97	stress	460	1424	266.233640885	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split25.sparql	1	warmup	904	30866	74.60717312000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split25.sparql	96	stress	1662	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split25.sparql	98	stress	99	30866	11.800523157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split25.sparql	97	stress	110	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split17.sparql	1	warmup	905	0	0.035878598	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split17.sparql	96	stress	719	0	0.198450375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split17.sparql	98	stress	1239	0	0.076062392	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split17.sparql	97	stress	1899	0	0.157435822	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split51.sparql	1	warmup	906	20	0.03672013	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split51.sparql	96	stress	931	20	0.26577677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split51.sparql	98	stress	1561	20	0.612016326	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split51.sparql	97	stress	1276	20	0.7004930290000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split62.sparql	1	warmup	907	0	1.005276632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split62.sparql	96	stress	464	0	30.465871943000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split62.sparql	98	stress	1780	0	106.78139494700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split62.sparql	97	stress	569	0	54.911609817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split25.sparql	1	warmup	908	69	0.15240647100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split25.sparql	96	stress	72	69	3.3317525160000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split25.sparql	98	stress	1237	69	1.858095628	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split25.sparql	97	stress	1699	69	2.653744479	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split54.sparql	1	warmup	909	16363	23.796571781	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split54.sparql	96	stress	934	16363	118.893741441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split54.sparql	98	stress	1333	16363	159.901295097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split54.sparql	97	stress	88	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split71.sparql	1	warmup	910	5940	12.70688258	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split71.sparql	96	stress	895	5940	184.717231977	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split71.sparql	98	stress	686	5940	2.5459056490000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split71.sparql	97	stress	314	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split93.sparql	1	warmup	911	5921	13.239769147999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split93.sparql	96	stress	788	5921	126.671769661	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split93.sparql	98	stress	239	5921	111.05502948799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split93.sparql	97	stress	1303	5921	156.542534235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split78.sparql	1	warmup	912	1559	5.201491427	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split78.sparql	96	stress	1943	1559	62.038038828999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split78.sparql	98	stress	1807	1559	80.92860815099999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split78.sparql	97	stress	4	1559	50.429049293	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split10.sparql	1	warmup	913	0	0.034281993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split10.sparql	96	stress	112	0	0.400075121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split10.sparql	98	stress	185	0	0.357864491	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split10.sparql	97	stress	201	0	0.518259542	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split51.sparql	1	warmup	914	2	0.037012817999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split51.sparql	96	stress	361	2	0.334086279	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split51.sparql	98	stress	810	2	0.324111305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split51.sparql	97	stress	1181	2	0.5514228760000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split70.sparql	1	warmup	915	5105	20.189900465	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split70.sparql	96	stress	1716	5105	153.53247506699998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split70.sparql	98	stress	1209	5105	101.77791924299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split70.sparql	97	stress	509	5105	79.67891388199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split16.sparql	1	warmup	916	52	0.131149362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split16.sparql	96	stress	1104	52	1.572481157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split16.sparql	98	stress	1928	52	3.5911498739999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split16.sparql	97	stress	371	52	4.821632526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split53.sparql	1	warmup	917	2122	3.904287043	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split53.sparql	96	stress	357	2122	41.664054226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split53.sparql	98	stress	1848	2122	31.594746714	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split53.sparql	97	stress	1941	2122	27.823625069000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split92.sparql	1	warmup	918	5887	9.168501907000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split92.sparql	96	stress	1506	5887	224.933427112	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split92.sparql	98	stress	1923	5887	70.054772597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split92.sparql	97	stress	1701	5887	162.94180267599995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split63.sparql	1	warmup	919	2	0.021435201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split63.sparql	96	stress	1811	2	0.645266063	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split63.sparql	98	stress	1347	2	0.633280234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split63.sparql	97	stress	338	2	0.17953508299999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split69.sparql	1	warmup	920	10	0.040406778	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split69.sparql	96	stress	433	10	0.231598458	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split69.sparql	98	stress	1005	10	0.770789385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split69.sparql	97	stress	645	10	0.9002506920000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split34.sparql	1	warmup	921	3738	11.134712011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split34.sparql	96	stress	568	3738	85.33672821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split34.sparql	98	stress	1865	3738	88.69628487700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split34.sparql	97	stress	1168	3738	95.65775136399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split85.sparql	1	warmup	922	0	0.7442591690000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split85.sparql	96	stress	935	0	2.972117217	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split85.sparql	98	stress	23	0	1.03868968	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split85.sparql	97	stress	306	0	39.779931509	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split69.sparql	1	warmup	923	1424	4.5978010010000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split69.sparql	96	stress	595	1424	6.868945946	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split69.sparql	98	stress	958	1424	5.240097163000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split69.sparql	97	stress	676	1424	148.415930472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split32.sparql	1	warmup	924	0	0.04763335900000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split32.sparql	96	stress	1583	0	0.18161309899999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split32.sparql	98	stress	1784	0	0.33084772500000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split32.sparql	97	stress	1338	0	0.567376831	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split82.sparql	1	warmup	925	2311	5.849042671	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split82.sparql	96	stress	1847	2311	70.035257148	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split82.sparql	98	stress	382	2311	8.968019836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split82.sparql	97	stress	777	2311	29.761098712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split97.sparql	1	warmup	926	2397	12.428139758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split97.sparql	96	stress	1489	2397	106.62019944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split97.sparql	98	stress	1316	2397	48.144198768	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split97.sparql	97	stress	1328	2397	126.705852639	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split54.sparql	1	warmup	927	81	0.179408472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split54.sparql	96	stress	1704	81	1.418856537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split54.sparql	98	stress	980	81	2.090778614	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split54.sparql	97	stress	1339	81	3.6866238510000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split75.sparql	1	warmup	928	5804	9.15310784	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split75.sparql	96	stress	1930	5804	218.21069196	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split75.sparql	98	stress	945	5804	268.616821931	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split75.sparql	97	stress	893	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split95.sparql	1	warmup	929	0	0.701279973	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split95.sparql	96	stress	1422	0	0.847562989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split95.sparql	98	stress	1873	0	15.605598318	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split95.sparql	97	stress	1939	0	1.109349888	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split54.sparql	1	warmup	930	342	17.666124655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split54.sparql	96	stress	123	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split54.sparql	98	stress	1488	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split54.sparql	97	stress	384	342	207.696055239	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split22.sparql	1	warmup	931	1314	9.034666295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split22.sparql	96	stress	37	1314	63.488919857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split22.sparql	98	stress	1137	1314	91.52104862700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split22.sparql	97	stress	111	1314	110.50530147299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split3.sparql	1	warmup	932	332	0.6494274910000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split3.sparql	96	stress	10	332	14.639482691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split3.sparql	98	stress	1385	332	11.420502205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split3.sparql	97	stress	320	332	6.2087343090000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split76.sparql	1	warmup	933	41	0.030163732000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split76.sparql	96	stress	1118	41	0.30914627	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split76.sparql	98	stress	238	41	0.453013554	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split76.sparql	97	stress	16	41	0.6527698820000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split55.sparql	1	warmup	934	1424	4.449773762	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split55.sparql	96	stress	1380	1424	144.458714866	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split55.sparql	98	stress	1243	1424	7.011814025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split55.sparql	97	stress	367	1424	13.335128427	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split50.sparql	1	warmup	935	31	0.038540213	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split50.sparql	96	stress	1779	31	1.3071971329999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split50.sparql	98	stress	607	31	1.642872382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split50.sparql	97	stress	300	31	0.8531021560000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split61.sparql	1	warmup	936	7	0.023316637999999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split61.sparql	96	stress	1462	7	0.382329369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split61.sparql	98	stress	1797	7	0.575930565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split61.sparql	97	stress	1685	7	0.32719774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split95.sparql	1	warmup	937	0	0.9891940790000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split95.sparql	96	stress	1652	0	19.199595958000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split95.sparql	98	stress	1684	0	9.819498462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split95.sparql	97	stress	1423	0	1.492891914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split33.sparql	1	warmup	938	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split33.sparql	96	stress	233	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split33.sparql	98	stress	571	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split33.sparql	97	stress	364	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split58.sparql	1	warmup	939	25	0.5027262109999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split58.sparql	96	stress	14	25	3.1938481750000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split58.sparql	98	stress	923	25	2.346851369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split58.sparql	97	stress	1591	25	2.871750515	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split54.sparql	1	warmup	940	2758	13.218417045999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split54.sparql	96	stress	916	2758	27.125006347	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split54.sparql	98	stress	791	2758	100.62954392700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split54.sparql	97	stress	1265	2758	67.731544871	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split27.sparql	1	warmup	941	115	1.231272609	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split27.sparql	96	stress	1483	115	21.824537021999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split27.sparql	98	stress	559	115	12.13229561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split27.sparql	97	stress	1620	115	5.3501262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split35.sparql	1	warmup	942	1265	2.2745912990000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split35.sparql	96	stress	1801	1265	54.481213765	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split35.sparql	98	stress	261	1265	54.011616423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split35.sparql	97	stress	217	1265	19.13833765	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split64.sparql	1	warmup	943	0	1.329599962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split64.sparql	96	stress	369	0	1.0335899830000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split64.sparql	98	stress	1497	0	1.2980576609999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split64.sparql	97	stress	1536	0	1.656717472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split97.sparql	1	warmup	944	1614	2.6857091410000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split97.sparql	96	stress	1138	1614	15.259553045	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split97.sparql	98	stress	1358	1614	56.998107878999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split97.sparql	97	stress	232	1614	65.962990947	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split46.sparql	1	warmup	945	409	4.3179991939999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split46.sparql	96	stress	81	409	5.14315949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split46.sparql	98	stress	1331	409	22.430873975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split46.sparql	97	stress	1512	409	22.896375251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split85.sparql	1	warmup	946	26082	139.79207649100002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split85.sparql	96	stress	1177	26082	239.46332685099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split85.sparql	98	stress	1463	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split85.sparql	97	stress	255	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split87.sparql	1	warmup	947	0	0.779308223	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split87.sparql	96	stress	885	0	16.89008741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split87.sparql	98	stress	445	0	1.396966529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split87.sparql	97	stress	1531	0	1.180754806	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split55.sparql	1	warmup	948	1196	1.872172116	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split55.sparql	96	stress	44	1196	29.730379839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split55.sparql	98	stress	1461	1196	43.037607314	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split55.sparql	97	stress	567	1196	15.144891454000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split48.sparql	1	warmup	949	70	0.219259406	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split48.sparql	96	stress	206	70	10.919509754000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split48.sparql	98	stress	799	70	6.108689111	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split48.sparql	97	stress	1639	70	4.767569967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split52.sparql	1	warmup	950	26586	30.404887631999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split52.sparql	96	stress	1555	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split52.sparql	98	stress	1976	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split52.sparql	97	stress	598	26586	254.77266806400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split50.sparql	1	warmup	951	1391	1.360261331	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split50.sparql	96	stress	407	1391	33.238582984000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split50.sparql	98	stress	204	1391	47.677104515	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split50.sparql	97	stress	79	1391	36.535079348000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split11.sparql	1	warmup	952	5920	14.844875333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split11.sparql	96	stress	760	5920	134.28933251400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split11.sparql	98	stress	1395	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split11.sparql	97	stress	980	5920	184.769630538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split97.sparql	1	warmup	953	34	0.13766790199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split97.sparql	96	stress	1575	34	0.993680597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split97.sparql	98	stress	157	34	3.747633565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split97.sparql	97	stress	1439	34	2.8262888239999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split38.sparql	1	warmup	954	8008	21.682805324	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split38.sparql	96	stress	83	8008	47.33726162600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split38.sparql	98	stress	1427	8008	256.406240306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split38.sparql	97	stress	1770	8008	110.199433072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split33.sparql	1	warmup	955	103	0.643947339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split33.sparql	96	stress	1679	103	25.586484886999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split33.sparql	98	stress	1839	103	6.327491894	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split33.sparql	97	stress	1060	103	9.294210266	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split48.sparql	1	warmup	956	0	0.8483002350000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split48.sparql	96	stress	823	0	1.178777981	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split48.sparql	98	stress	1688	0	13.416135260999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split48.sparql	97	stress	896	0	14.672763982000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split67.sparql	1	warmup	957	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split67.sparql	96	stress	1913	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split67.sparql	98	stress	1383	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split67.sparql	97	stress	900	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split40.sparql	1	warmup	958	42063279	298.471527947	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split40.sparql	96	stress	667	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split40.sparql	98	stress	1185	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split40.sparql	97	stress	1327	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S6/S6_split55.sparql	1	warmup	959	44	0.939233419	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split55.sparql	96	stress	307	44	7.537338596000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split55.sparql	98	stress	101	44	0.807627517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split55.sparql	97	stress	892	44	8.104239451	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split50.sparql	1	warmup	960	2671	8.660558121000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split50.sparql	96	stress	1817	2671	172.87807654800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split50.sparql	98	stress	1577	2671	93.015599908	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split50.sparql	97	stress	1575	2671	18.962131951	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split15.sparql	1	warmup	961	2843	24.795186622000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split15.sparql	96	stress	311	2843	4.0533947050000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split15.sparql	98	stress	927	2843	68.499659239	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split15.sparql	97	stress	1375	2843	32.173250618000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split89.sparql	1	warmup	962	165	6.315688001000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split89.sparql	96	stress	170	165	15.647368705999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split89.sparql	98	stress	801	165	7.459415383	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split89.sparql	97	stress	1419	165	5.384977011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split83.sparql	1	warmup	963	1424	112.730445016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split83.sparql	96	stress	472	1424	9.522250091	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split83.sparql	98	stress	922	1424	7.295718018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split83.sparql	97	stress	1879	1424	5.9241578079999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split51.sparql	1	warmup	964	233	0.7426886909999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split51.sparql	96	stress	937	233	1.0360245240000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split51.sparql	98	stress	1768	233	1.204924658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split51.sparql	97	stress	1220	233	5.718352416	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split19.sparql	1	warmup	965	13001	44.483847523	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split19.sparql	96	stress	392	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split19.sparql	98	stress	638	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split19.sparql	97	stress	319	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split36.sparql	1	warmup	966	207	4.427852022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split36.sparql	96	stress	1054	207	2.53676247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split36.sparql	98	stress	188	207	18.778487236	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split36.sparql	97	stress	1474	207	2.765637561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split95.sparql	1	warmup	967	42063279	239.01733780400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split95.sparql	96	stress	1040	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split95.sparql	98	stress	493	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split95.sparql	97	stress	113	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split62.sparql	1	warmup	968	9	0.044296566	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split62.sparql	96	stress	1336	9	0.451829876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split62.sparql	98	stress	656	9	0.466358192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split62.sparql	97	stress	647	9	0.252596916	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split34.sparql	1	warmup	969	259	6.2211134810000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split34.sparql	96	stress	679	259	4.459724679	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split34.sparql	98	stress	139	259	26.173131156	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split34.sparql	97	stress	405	259	4.295908618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split31.sparql	1	warmup	970	969	1.8238904969999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split31.sparql	96	stress	254	969	0.991425003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split31.sparql	98	stress	771	969	0.858451272	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split31.sparql	97	stress	1966	969	0.5135846900000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split23.sparql	1	warmup	971	2907	19.401635962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split23.sparql	96	stress	961	2907	46.388404755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split23.sparql	98	stress	835	2907	26.47637575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split23.sparql	97	stress	1433	2907	89.19625626300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split90.sparql	1	warmup	972	1152	4.159823434	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split90.sparql	96	stress	1944	1152	44.908936143999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split90.sparql	98	stress	1289	1152	30.382450924	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split90.sparql	97	stress	866	1152	45.182777166	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split56.sparql	1	warmup	973	209	0.44859840799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split56.sparql	96	stress	1417	209	0.453602694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split56.sparql	98	stress	1409	209	0.933328645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split56.sparql	97	stress	544	209	82.11539964100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split57.sparql	1	warmup	975	2311	16.452237119000007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split57.sparql	96	stress	1693	2311	74.722947449	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split57.sparql	98	stress	70	2311	39.639614032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split57.sparql	97	stress	98	2311	95.532835676	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split76.sparql	1	warmup	976	11	0.205891983	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split76.sparql	96	stress	1920	11	1.727438935	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split76.sparql	98	stress	1902	11	0.435888674	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split76.sparql	97	stress	1933	11	0.548880355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split39.sparql	1	warmup	977	2539	14.271969703	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split39.sparql	96	stress	809	2539	27.287388281	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split39.sparql	98	stress	603	2539	47.979832956	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split39.sparql	97	stress	224	2539	117.979141949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split78.sparql	1	warmup	978	11	0.17440435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split78.sparql	96	stress	20	11	0.675554683	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split78.sparql	98	stress	282	11	2.280386454	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split78.sparql	97	stress	564	11	0.89183033	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split83.sparql	1	warmup	979	840	8.638386955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split83.sparql	96	stress	727	840	55.141784221	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split83.sparql	98	stress	1466	840	48.337002569	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split83.sparql	97	stress	288	840	55.075401029	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split99.sparql	1	warmup	980	367	6.1744727899999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split99.sparql	96	stress	1058	367	18.962807853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split99.sparql	98	stress	1808	367	23.671221973	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split99.sparql	97	stress	800	367	12.499167544	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split72.sparql	1	warmup	981	389	6.660295274	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split72.sparql	96	stress	312	389	25.110035476999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split72.sparql	98	stress	1233	389	11.753967906	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split72.sparql	97	stress	1628	389	14.98105292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split67.sparql	1	warmup	982	233	0.447762515	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split67.sparql	96	stress	698	233	11.798301152	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split67.sparql	98	stress	950	233	10.434855707999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split67.sparql	97	stress	982	233	15.301613565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split31.sparql	1	warmup	983	2154	10.489448937999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split31.sparql	96	stress	853	2154	66.30977513100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split31.sparql	98	stress	1643	2154	39.601748276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split31.sparql	97	stress	1274	2154	58.213665817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split71.sparql	1	warmup	984	49	0.257447775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split71.sparql	96	stress	1359	49	3.27450541	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split71.sparql	98	stress	1269	49	3.5389266110000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split71.sparql	97	stress	936	49	1.4032608880000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split13.sparql	1	warmup	985	1311	18.228864712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split13.sparql	96	stress	1643	1311	72.287718565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split13.sparql	98	stress	905	1311	91.357524414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split13.sparql	97	stress	1507	1311	60.662305981	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split33.sparql	1	warmup	986	181	2.334998119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split33.sparql	96	stress	1670	181	5.144741655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split33.sparql	98	stress	1420	181	11.379420097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split33.sparql	97	stress	744	181	19.489827189	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split8.sparql	1	warmup	987	2659	22.944553016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split8.sparql	96	stress	42	2659	69.268984922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split8.sparql	98	stress	299	2659	205.670144187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split8.sparql	97	stress	1112	2659	64.183485699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split42.sparql	1	warmup	988	1424	70.57019580800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split42.sparql	96	stress	1369	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split42.sparql	98	stress	1856	1424	95.20948488299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split42.sparql	97	stress	1207	1424	73.29100796600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split1.sparql	1	warmup	989	0	2.508333782	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split1.sparql	96	stress	1774	0	33.835593896999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split1.sparql	98	stress	1538	0	39.576626133000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split1.sparql	97	stress	340	0	12.466624448	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split42.sparql	1	warmup	990	2183	4.644109291	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split42.sparql	96	stress	1332	2183	49.074317889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split42.sparql	98	stress	882	2183	43.575860713000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split42.sparql	97	stress	621	2183	97.624364717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split57.sparql	1	warmup	991	5147	20.13739602	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split57.sparql	96	stress	620	5147	129.352670105	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split57.sparql	98	stress	1552	5147	182.77786381200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split57.sparql	97	stress	1626	5147	164.71659903399998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split88.sparql	1	warmup	992	1367	7.475506307000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split88.sparql	96	stress	1357	1367	53.05437192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split88.sparql	98	stress	1803	1367	81.883866725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split88.sparql	97	stress	831	1367	39.878956867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split55.sparql	1	warmup	993	2	0.037219746	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split55.sparql	96	stress	1597	2	0.34232753899999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split55.sparql	98	stress	1946	2	0.433270876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split55.sparql	97	stress	375	2	0.94196262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split44.sparql	1	warmup	994	2063	9.085737571000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split44.sparql	96	stress	172	2063	113.98496919899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split44.sparql	98	stress	730	2063	62.601833018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split44.sparql	97	stress	679	2063	39.296210938	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split0.sparql	1	warmup	995	41	0.212074867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split0.sparql	96	stress	665	41	1.361531861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split0.sparql	98	stress	1815	41	3.678252669	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split0.sparql	97	stress	1822	41	6.186686073	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split19.sparql	1	warmup	997	342	238.326692181	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split19.sparql	96	stress	1265	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split19.sparql	98	stress	598	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split19.sparql	97	stress	275	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F3/F3_split63.sparql	1	warmup	998	5603	26.646082830999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split63.sparql	96	stress	1106	5603	3.802554277	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split63.sparql	98	stress	1970	5603	106.714308856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split63.sparql	97	stress	1120	5603	192.138352349	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split23.sparql	1	warmup	999	1424	6.449303332	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split23.sparql	96	stress	1681	1424	135.65578729700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split23.sparql	98	stress	1598	1424	7.479040116999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split23.sparql	97	stress	1784	1424	7.335717872000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split49.sparql	1	warmup	1000	8	0.038887373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split49.sparql	96	stress	808	8	0.293717569	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split49.sparql	98	stress	1909	8	0.153197622	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split49.sparql	97	stress	1913	8	0.517764187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split71.sparql	1	warmup	1001	110	1.755757152	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split71.sparql	96	stress	1060	110	2.6760969570000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split71.sparql	98	stress	1901	110	1.8287404880000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split71.sparql	97	stress	1590	110	5.4149897540000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split49.sparql	1	warmup	1002	0	0.033713028	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split49.sparql	96	stress	803	0	0.17335008899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split49.sparql	98	stress	207	0	0.122381191	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split49.sparql	97	stress	390	0	0.139252897	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split74.sparql	1	warmup	1003	7	0.132319704	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split74.sparql	96	stress	1260	7	1.101911703	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split74.sparql	98	stress	306	7	1.998345244	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split74.sparql	97	stress	1539	7	0.7021391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split39.sparql	1	warmup	1004	0	0.032630345	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split39.sparql	96	stress	432	0	0.127075246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split39.sparql	98	stress	1893	0	0.07964592599999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split39.sparql	97	stress	1429	0	0.271968735	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split17.sparql	1	warmup	1005	5327	18.51106417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split17.sparql	96	stress	380	5327	128.191294476	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split17.sparql	98	stress	471	5327	181.753925229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split17.sparql	97	stress	353	5327	146.34790293499995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split60.sparql	1	warmup	1006	11	0.035861161	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split60.sparql	96	stress	269	11	0.886066285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split60.sparql	98	stress	1804	11	1.009162515	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split60.sparql	97	stress	219	11	0.8125729700000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split49.sparql	1	warmup	1007	115	0.48805261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split49.sparql	96	stress	1186	115	6.063250613999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split49.sparql	98	stress	313	115	12.382527304000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split49.sparql	97	stress	756	115	14.550915539000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split57.sparql	1	warmup	1008	5817	12.039902667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split57.sparql	96	stress	879	5817	224.29864607	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split57.sparql	98	stress	1838	5817	256.04887839099996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split57.sparql	97	stress	1018	5817	263.04147576	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split6.sparql	1	warmup	1009	2	0.0288094	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split6.sparql	96	stress	1402	2	0.44069322	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split6.sparql	98	stress	402	2	0.322654205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split6.sparql	97	stress	1148	2	0.383391618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split7.sparql	1	warmup	1010	2311	4.7494295730000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split7.sparql	96	stress	299	2311	30.589673121999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split7.sparql	98	stress	377	2311	86.35155349200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split7.sparql	97	stress	283	2311	46.630985088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split95.sparql	1	warmup	1011	641	5.958329677999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split95.sparql	96	stress	160	641	22.107974115999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split95.sparql	98	stress	1419	641	28.59451448	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split95.sparql	97	stress	465	641	57.043023996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split1.sparql	1	warmup	1012	22	0.04331803099999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split1.sparql	96	stress	377	22	0.478751286	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split1.sparql	98	stress	1399	22	0.8552212849999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split1.sparql	97	stress	236	22	1.717660921	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split87.sparql	1	warmup	1013	0	6.866318514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split87.sparql	96	stress	221	0	2.139004228	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split87.sparql	98	stress	826	0	1.7151465240000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split87.sparql	97	stress	1091	0	1.578294197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split62.sparql	1	warmup	1014	1045	5.8411682140000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split62.sparql	96	stress	100	1045	18.388061312	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split62.sparql	98	stress	1740	1045	28.916435600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split62.sparql	97	stress	1275	1045	35.82092832500001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split30.sparql	1	warmup	1015	2241	5.032702385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split30.sparql	96	stress	1822	2241	97.132963289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split30.sparql	98	stress	1929	2241	58.491334938	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split30.sparql	97	stress	451	2241	53.938161876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split29.sparql	1	warmup	1016	458	0.6297968860000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split29.sparql	96	stress	583	458	20.18268978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split29.sparql	98	stress	1875	458	16.279345331000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split29.sparql	97	stress	684	458	25.398926462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split60.sparql	1	warmup	1017	1424	3.9607575789999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split60.sparql	96	stress	1158	1424	14.303121432000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split60.sparql	98	stress	1700	1424	58.278760353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split60.sparql	97	stress	759	1424	6.818805227	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split16.sparql	1	warmup	1018	13001	72.310635708	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split16.sparql	96	stress	1147	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split16.sparql	98	stress	987	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split16.sparql	97	stress	464	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split98.sparql	1	warmup	1019	4	0.035264995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split98.sparql	96	stress	7	4	0.450977636	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split98.sparql	98	stress	389	4	1.094277376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split98.sparql	97	stress	695	4	0.5169946280000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split11.sparql	1	warmup	1020	2038	10.671676057	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split11.sparql	96	stress	1120	2038	44.278400887	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split11.sparql	98	stress	664	2038	40.961887417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split11.sparql	97	stress	378	2038	39.88593499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split15.sparql	1	warmup	1021	1424	3.2265496060000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split15.sparql	96	stress	1919	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split15.sparql	98	stress	1229	1424	23.273206319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split15.sparql	97	stress	1014	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S6/S6_split50.sparql	1	warmup	1022	1174	4.1604277530000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split50.sparql	96	stress	610	1174	40.840726081	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split50.sparql	98	stress	297	1174	31.876412648000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split50.sparql	97	stress	1662	1174	45.86198979	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split32.sparql	1	warmup	1023	311	1.4779886009999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split32.sparql	96	stress	1498	311	35.835945857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split32.sparql	98	stress	992	311	1.050559285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split32.sparql	97	stress	1314	311	24.238506480999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split44.sparql	1	warmup	1024	28	0.07566135900000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split44.sparql	96	stress	821	28	1.170330774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split44.sparql	98	stress	1996	28	2.213463709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split44.sparql	97	stress	55	28	1.394062741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split46.sparql	1	warmup	1025	16363	129.64235370199998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split46.sparql	96	stress	906	16363	3.048436159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split46.sparql	98	stress	525	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split46.sparql	97	stress	1248	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split98.sparql	1	warmup	1026	69	0.074189957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split98.sparql	96	stress	1275	69	1.310878993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split98.sparql	98	stress	1174	69	1.95466865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split98.sparql	97	stress	1376	69	0.450743619	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split80.sparql	1	warmup	1027	0	1.123831353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split80.sparql	96	stress	1574	0	2.570554356	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split80.sparql	98	stress	1023	0	2.059156487	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split80.sparql	97	stress	276	0	101.559915025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split10.sparql	1	warmup	1028	5817	0.698619708	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split10.sparql	96	stress	460	5817	160.991755319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split10.sparql	98	stress	735	5817	153.882966463	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split10.sparql	97	stress	1137	5817	108.89692338399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split72.sparql	1	warmup	1029	2477	5.3748294979999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split72.sparql	96	stress	888	2477	60.019078352	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split72.sparql	98	stress	177	2477	41.743920668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split72.sparql	97	stress	890	2477	89.96158780900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split41.sparql	1	warmup	1030	1424	4.1842124830000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split41.sparql	96	stress	1933	1424	6.043227635999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split41.sparql	98	stress	1754	1424	35.848099573	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split41.sparql	97	stress	1781	1424	176.61904923199998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split15.sparql	1	warmup	1031	1	0.034916717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split15.sparql	96	stress	364	1	0.254912729	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split15.sparql	98	stress	209	1	0.530067874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split15.sparql	97	stress	1180	1	0.421186709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split37.sparql	1	warmup	1032	2397	11.696939594000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split37.sparql	96	stress	633	2397	4.038700209	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split37.sparql	98	stress	1511	2397	68.68381217000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split37.sparql	97	stress	600	2397	48.486098633999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split35.sparql	1	warmup	1033	3	0.042199308000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split35.sparql	96	stress	1604	3	0.5597257459999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split35.sparql	98	stress	758	3	0.46643801700000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split35.sparql	97	stress	1052	3	0.281690296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split10.sparql	1	warmup	1034	342	37.039759542	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split10.sparql	96	stress	914	342	71.164704455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split10.sparql	98	stress	496	342	23.672114757	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split10.sparql	97	stress	1273	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split55.sparql	1	warmup	1035	45	0.09876449300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split55.sparql	96	stress	82	45	0.8018330370000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split55.sparql	98	stress	1789	45	4.624708475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split55.sparql	97	stress	546	45	5.574602573	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split50.sparql	1	warmup	1036	13	0.02633382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split50.sparql	96	stress	1312	13	0.5862371460000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split50.sparql	98	stress	629	13	0.226833198	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split50.sparql	97	stress	1162	13	0.34765522800000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split28.sparql	1	warmup	1037	1045	0.28285252899999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split28.sparql	96	stress	613	1045	32.930422055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split28.sparql	98	stress	1081	1045	14.752843696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split28.sparql	97	stress	264	1045	32.667348559000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split88.sparql	1	warmup	1038	5788	10.161043947000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split88.sparql	96	stress	891	5788	128.801619692	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split88.sparql	98	stress	1510	5788	158.41911178700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split88.sparql	97	stress	19	5788	186.96861411900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split67.sparql	1	warmup	1039	342	15.315041996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split67.sparql	96	stress	84	342	23.360151249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split67.sparql	98	stress	1545	342	27.806123432	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split67.sparql	97	stress	1518	342	21.019770487	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split50.sparql	1	warmup	1040	1424	4.374995432	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split50.sparql	96	stress	828	1424	139.30087898800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split50.sparql	98	stress	677	1424	115.90566081	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split50.sparql	97	stress	1491	1424	143.446566835	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split6.sparql	1	warmup	1041	97	0.28875364600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split6.sparql	96	stress	714	97	6.975487609	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split6.sparql	98	stress	832	97	3.4609306589999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split6.sparql	97	stress	1537	97	5.304461776	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split68.sparql	1	warmup	1042	3	0.035039312	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split68.sparql	96	stress	597	3	0.318407067	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split68.sparql	98	stress	85	3	0.144447262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split68.sparql	97	stress	1496	3	0.46960555299999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split83.sparql	1	warmup	1043	0	1.277836744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split83.sparql	96	stress	1469	0	13.34552456	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split83.sparql	98	stress	464	0	1.169656087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split83.sparql	97	stress	553	0	16.790093062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split30.sparql	1	warmup	1044	5874	9.362989618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split30.sparql	96	stress	687	5874	151.94155493600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split30.sparql	98	stress	1048	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split30.sparql	97	stress	121	5874	235.436510568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split29.sparql	1	warmup	1045	8008	12.863486245999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split29.sparql	96	stress	1211	8008	74.078120238	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split29.sparql	98	stress	119	8008	126.916172732	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split29.sparql	97	stress	1755	8008	42.115940188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split45.sparql	1	warmup	1046	3380	11.912825233	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split45.sparql	96	stress	1619	3380	114.10064033100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split45.sparql	98	stress	747	3380	4.40900356	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split45.sparql	97	stress	1381	3380	67.72226163500001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split37.sparql	1	warmup	1047	0	0.845242945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split37.sparql	96	stress	1550	0	81.231589859	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split37.sparql	98	stress	1390	0	3.408743566	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split37.sparql	97	stress	134	0	33.870387578	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split21.sparql	1	warmup	1048	5804	8.618498823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split21.sparql	96	stress	1518	5804	160.07265640499998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split21.sparql	98	stress	619	5804	80.37797459500003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split21.sparql	97	stress	1043	5804	220.62058157099997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split31.sparql	1	warmup	1049	0	0.034365414000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split31.sparql	96	stress	599	0	0.342626166	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split31.sparql	98	stress	1355	0	0.351027731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split31.sparql	97	stress	1671	0	0.7367389409999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split72.sparql	1	warmup	1050	0	0.533548033	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split72.sparql	96	stress	515	0	149.232816776	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split72.sparql	98	stress	674	0	77.990822712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split72.sparql	97	stress	1655	0	65.108364431	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split83.sparql	1	warmup	1051	162	0.5393225979999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split83.sparql	96	stress	917	162	3.381741058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split83.sparql	98	stress	1656	162	11.808246797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split83.sparql	97	stress	970	162	6.074312687999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split22.sparql	1	warmup	1052	0	0.5528650270000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split22.sparql	96	stress	772	0	4.09187559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split22.sparql	98	stress	1151	0	1.685137947	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split22.sparql	97	stress	1055	0	0.7373647539999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split5.sparql	1	warmup	1053	3062	11.920748728	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split5.sparql	96	stress	915	3062	27.511233922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split5.sparql	98	stress	848	3062	20.526970096	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split5.sparql	97	stress	1713	3062	0.640311406	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split11.sparql	1	warmup	1054	12	0.44430276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split11.sparql	96	stress	920	12	0.7619669	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split11.sparql	98	stress	890	12	6.899122817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split11.sparql	97	stress	182	12	1.467551017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split0.sparql	1	warmup	1055	4793	15.178956568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split0.sparql	96	stress	1213	4793	154.226056446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split0.sparql	98	stress	206	4793	212.313536658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split0.sparql	97	stress	1527	4793	110.571804518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split91.sparql	1	warmup	1056	5	0.036859125	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split91.sparql	96	stress	1398	5	0.8309291659999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split91.sparql	98	stress	358	5	0.526123153	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split91.sparql	97	stress	220	5	0.5705786580000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split40.sparql	1	warmup	1057	53	0.10026034800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split40.sparql	96	stress	1224	53	1.747405956	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split40.sparql	98	stress	849	53	2.485759216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split40.sparql	97	stress	189	53	5.665688744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split7.sparql	1	warmup	1058	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split7.sparql	96	stress	564	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split7.sparql	98	stress	338	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split7.sparql	97	stress	1820	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split77.sparql	1	warmup	1059	342	20.946339040999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split77.sparql	96	stress	793	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split77.sparql	98	stress	1778	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split77.sparql	97	stress	1772	342	118.95588807899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split70.sparql	1	warmup	1060	5886	41.482784771999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split70.sparql	96	stress	469	5886	134.050269302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split70.sparql	98	stress	1178	5886	216.365145027	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split70.sparql	97	stress	26	5886	204.485189331	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split66.sparql	1	warmup	1061	4	0.11753788	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split66.sparql	96	stress	154	4	0.339011954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split66.sparql	98	stress	148	4	0.4071732830000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split66.sparql	97	stress	1918	4	0.181520705	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split2.sparql	1	warmup	1062	135	1.1867432709999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split2.sparql	96	stress	1391	135	0.896789541	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split2.sparql	98	stress	1756	135	14.05884597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split2.sparql	97	stress	322	135	4.037324053	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split16.sparql	1	warmup	1063	1149	10.918074692000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split16.sparql	96	stress	762	1149	29.16012089	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split16.sparql	98	stress	164	1149	93.024160795	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split16.sparql	97	stress	1681	1149	48.791452598999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split87.sparql	1	warmup	1064	342	20.164958821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split87.sparql	96	stress	1272	342	34.189726774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split87.sparql	98	stress	244	342	23.85212461	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split87.sparql	97	stress	500	342	26.388237051999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split76.sparql	1	warmup	1065	6012	44.592024096	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split76.sparql	96	stress	660	6012	90.108283969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split76.sparql	98	stress	231	6012	142.15861247299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split76.sparql	97	stress	1062	6012	183.95958179299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split18.sparql	1	warmup	1066	797	12.62155945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split18.sparql	96	stress	722	797	52.986358513999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split18.sparql	98	stress	1558	797	41.133839704	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split18.sparql	97	stress	1788	797	58.572539157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split90.sparql	1	warmup	1067	30866	115.57815435399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split90.sparql	96	stress	1338	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split90.sparql	98	stress	1290	30866	2.469578512	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split90.sparql	97	stress	1664	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split71.sparql	1	warmup	1068	1343	12.603031507	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split71.sparql	96	stress	424	1343	7.095538172	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split71.sparql	98	stress	467	1343	43.771886418	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split71.sparql	97	stress	437	1343	38.366717249000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split89.sparql	1	warmup	1069	1562	13.970970700999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split89.sparql	96	stress	314	1562	40.013071011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split89.sparql	98	stress	1079	1562	38.695192029	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split89.sparql	97	stress	1946	1562	52.73217789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split44.sparql	1	warmup	1070	2989	26.851998235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split44.sparql	96	stress	1434	2989	41.885281308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split44.sparql	98	stress	1975	2989	55.55461360100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split44.sparql	97	stress	1150	2989	63.22546937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split20.sparql	1	warmup	1071	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split20.sparql	96	stress	474	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split20.sparql	98	stress	520	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split20.sparql	97	stress	439	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split1.sparql	1	warmup	1072	30866	16.86626197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split1.sparql	96	stress	1187	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split1.sparql	98	stress	1189	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split1.sparql	97	stress	1552	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split38.sparql	1	warmup	1073	342	101.211723518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split38.sparql	96	stress	520	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split38.sparql	98	stress	320	342	256.94222213800003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split38.sparql	97	stress	1947	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split32.sparql	1	warmup	1074	1276	63.308750163999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split32.sparql	96	stress	1384	1276	93.791477372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split32.sparql	98	stress	1950	1276	70.350966758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split32.sparql	97	stress	1623	1276	59.80967984	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split65.sparql	1	warmup	1075	2620	39.475646917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split65.sparql	96	stress	1247	2620	30.97698039	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split65.sparql	98	stress	463	2620	60.662086813	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split65.sparql	97	stress	1388	2620	51.494392143999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split69.sparql	1	warmup	1076	2503	33.600643157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split69.sparql	96	stress	134	2503	77.703000106	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split69.sparql	98	stress	410	2503	101.91290914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split69.sparql	97	stress	1900	2503	108.553270481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split79.sparql	1	warmup	1077	1424	120.40643877	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split79.sparql	96	stress	1013	1424	17.740332678999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split79.sparql	98	stress	290	1424	6.817461464	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split79.sparql	97	stress	1765	1424	133.276248628	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split68.sparql	1	warmup	1078	2	0.19414166300000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split68.sparql	96	stress	339	2	1.206454455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split68.sparql	98	stress	1159	2	0.6056199440000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split68.sparql	97	stress	519	2	0.200762838	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split37.sparql	1	warmup	1079	1498	37.025331742	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split37.sparql	96	stress	1908	1498	36.583669045	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split37.sparql	98	stress	310	1498	139.66372786099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split37.sparql	97	stress	398	1498	44.505457617	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split72.sparql	1	warmup	1080	1424	6.377832366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split72.sparql	96	stress	1174	1424	11.429951131	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split72.sparql	98	stress	1310	1424	8.450233417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split72.sparql	97	stress	932	1424	5.312464297	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split40.sparql	1	warmup	1081	6033	93.081877865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split40.sparql	96	stress	605	6033	211.436449582	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split40.sparql	98	stress	1184	6033	60.292360733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split40.sparql	97	stress	222	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split91.sparql	1	warmup	1082	0	6.432392371000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split91.sparql	96	stress	745	0	8.943057107000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split91.sparql	98	stress	1652	0	3.018316853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split91.sparql	97	stress	942	0	0.878895764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split25.sparql	1	warmup	1083	342	23.37981265	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split25.sparql	96	stress	1500	342	119.47993150299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split25.sparql	98	stress	368	342	25.356000561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split25.sparql	97	stress	1337	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split35.sparql	1	warmup	1084	0	1.3449915730000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split35.sparql	96	stress	225	0	1.767415411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split35.sparql	98	stress	1075	0	4.009248723	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split35.sparql	97	stress	1421	0	1.729589304	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split43.sparql	1	warmup	1085	1293	12.047935234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split43.sparql	96	stress	672	1293	21.059782895999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split43.sparql	98	stress	131	1293	45.595973468000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split43.sparql	97	stress	1592	1293	33.800494834	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split42.sparql	1	warmup	1086	3	0.207721291	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split42.sparql	96	stress	1784	3	0.6059658529999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split42.sparql	98	stress	508	3	0.5728253059999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split42.sparql	97	stress	681	3	0.6839361199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split43.sparql	1	warmup	1087	565	14.965436937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split43.sparql	96	stress	102	565	31.276742723	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split43.sparql	98	stress	1429	565	36.40905228	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split43.sparql	97	stress	389	565	24.663276965999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split79.sparql	1	warmup	1088	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split79.sparql	96	stress	786	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split79.sparql	98	stress	1278	26082	232.377541519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split79.sparql	97	stress	279	26082	95.31210129799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split88.sparql	1	warmup	1089	0	1.470404835	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split88.sparql	96	stress	1522	0	1.51240409	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split88.sparql	98	stress	152	0	75.304467941	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split88.sparql	97	stress	1271	0	1.7737809729999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split86.sparql	1	warmup	1090	8	0.191783353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split86.sparql	96	stress	1580	8	0.334094322	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split86.sparql	98	stress	666	8	0.356741122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split86.sparql	97	stress	1068	8	0.783855304	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split60.sparql	1	warmup	1091	5788	65.5833242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split60.sparql	96	stress	333	5788	285.531257757	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split60.sparql	98	stress	720	5788	207.95991414099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split60.sparql	97	stress	778	5788	104.090456176	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split46.sparql	1	warmup	1092	58	1.472724928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split46.sparql	96	stress	484	58	2.662920576	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split46.sparql	98	stress	266	58	4.873554008999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split46.sparql	97	stress	1197	58	3.324068255	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split73.sparql	1	warmup	1093	1798	13.831752565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split73.sparql	96	stress	894	1798	30.79077889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split73.sparql	98	stress	1749	1798	46.950456714	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split73.sparql	97	stress	1445	1798	36.363557836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split15.sparql	1	warmup	1094	3062	18.762352436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split15.sparql	96	stress	1423	3062	24.259179185	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split15.sparql	98	stress	1208	3062	45.37495517399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split15.sparql	97	stress	781	3062	0.8369299159999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split66.sparql	1	warmup	1095	0	2.08892324	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split66.sparql	96	stress	1924	0	5.050307825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split66.sparql	98	stress	1123	0	0.986208195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split66.sparql	97	stress	1987	0	74.643579731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split24.sparql	1	warmup	1096	0	1.817191399	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split24.sparql	96	stress	1515	0	1.533728186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split24.sparql	98	stress	233	0	29.056535178	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split24.sparql	97	stress	1456	0	84.00251022100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split29.sparql	1	warmup	1097	4	0.040963575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split29.sparql	96	stress	135	4	0.474862888	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split29.sparql	98	stress	1166	4	0.355899934	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split29.sparql	97	stress	711	4	0.164090384	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split58.sparql	1	warmup	1098	0	2.706915073	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split58.sparql	96	stress	1179	0	0.791425305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split58.sparql	98	stress	990	0	15.122552709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split58.sparql	97	stress	1472	0	0.784156243	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split86.sparql	1	warmup	1099	1367	16.79515412	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split86.sparql	96	stress	666	1367	37.686192935	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split86.sparql	98	stress	228	1367	38.708006538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split86.sparql	97	stress	1492	1367	70.523958448	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split71.sparql	1	warmup	1100	342	22.770654954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split71.sparql	96	stress	767	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split71.sparql	98	stress	254	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split71.sparql	97	stress	532	342	25.248468370999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split5.sparql	1	warmup	1101	3	0.041010789000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split5.sparql	96	stress	1641	3	0.539612475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split5.sparql	98	stress	1091	3	0.45381317600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split5.sparql	97	stress	243	3	1.046677041	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split28.sparql	1	warmup	1102	41	0.07789731700000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split28.sparql	96	stress	1117	41	0.4152331930000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split28.sparql	98	stress	645	41	1.327778538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split28.sparql	97	stress	1458	41	1.2313169519999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split8.sparql	1	warmup	1103	0	0.024817922000000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split8.sparql	96	stress	1893	0	0.048447188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split8.sparql	98	stress	811	0	0.092647657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split8.sparql	97	stress	1390	0	0.117719443	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split2.sparql	1	warmup	1104	26082	5.788931732000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split2.sparql	96	stress	562	26082	9.281857809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split2.sparql	98	stress	586	26082	16.362853519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split2.sparql	97	stress	1554	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split39.sparql	1	warmup	1105	10	0.038170037	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split39.sparql	96	stress	176	10	0.479994199	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split39.sparql	98	stress	476	10	0.516976467	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split39.sparql	97	stress	1386	10	0.620039418	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split11.sparql	1	warmup	1106	3694	7.3738842	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split11.sparql	96	stress	109	3694	66.490111794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split11.sparql	98	stress	1194	3694	39.93911898	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split11.sparql	97	stress	270	3694	64.261521653	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split18.sparql	1	warmup	1107	5931	10.837744059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split18.sparql	96	stress	1783	5931	128.920567603	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split18.sparql	98	stress	1108	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split18.sparql	97	stress	218	5931	271.58181624599996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split22.sparql	1	warmup	1108	2161	14.707124158	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split22.sparql	96	stress	1975	2161	124.888924122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split22.sparql	98	stress	458	2161	59.567637188999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split22.sparql	97	stress	156	2161	64.55377729199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split30.sparql	1	warmup	1109	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split30.sparql	96	stress	401	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split30.sparql	98	stress	126	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split30.sparql	97	stress	106	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split84.sparql	1	warmup	1110	1045	6.148163929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split84.sparql	96	stress	1043	1045	31.862040876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split84.sparql	98	stress	505	1045	26.285503058000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split84.sparql	97	stress	40	1045	21.132140298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split95.sparql	1	warmup	1111	742	10.164482782	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split95.sparql	96	stress	1748	742	26.338856245	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split95.sparql	98	stress	186	742	21.345427988	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split95.sparql	97	stress	17	742	48.48785867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split84.sparql	1	warmup	1112	8008	82.254922853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split84.sparql	96	stress	1907	8008	5.724019558999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split84.sparql	98	stress	491	8008	138.524788313	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split84.sparql	97	stress	1566	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split97.sparql	1	warmup	1113	1424	14.990425645999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split97.sparql	96	stress	237	1424	6.912867481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split97.sparql	98	stress	1821	1424	5.693004361	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split97.sparql	97	stress	200	1424	8.522756828	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split88.sparql	1	warmup	1114	2533	17.787803333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split88.sparql	96	stress	832	2533	62.121439771999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split88.sparql	98	stress	135	2533	80.984688795	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split88.sparql	97	stress	1798	2533	64.569563216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split47.sparql	1	warmup	1115	218	3.8947158510000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split47.sparql	96	stress	471	218	12.221761785	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split47.sparql	98	stress	1141	218	10.113671065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split47.sparql	97	stress	618	218	25.910840292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split27.sparql	1	warmup	1116	1045	0.583427661	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split27.sparql	96	stress	830	1045	25.485293338	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split27.sparql	98	stress	647	1045	32.467278062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split27.sparql	97	stress	1834	1045	28.222647748000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split84.sparql	1	warmup	1117	342	25.604232530999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split84.sparql	96	stress	23	342	75.540238685	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split84.sparql	98	stress	337	342	29.450939465	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split84.sparql	97	stress	1711	342	45.340335442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split48.sparql	1	warmup	1118	16363	53.063671772	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split48.sparql	96	stress	128	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split48.sparql	98	stress	1938	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split48.sparql	97	stress	1821	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split78.sparql	1	warmup	1119	976	15.18700715	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split78.sparql	96	stress	1756	976	33.755153248	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split78.sparql	98	stress	1631	976	39.458287535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split78.sparql	97	stress	581	976	33.109193608000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split98.sparql	1	warmup	1120	2	0.052802363	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split98.sparql	96	stress	1567	2	0.117223825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split98.sparql	98	stress	1111	2	0.141612978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split98.sparql	97	stress	1465	2	0.13996293299999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split30.sparql	1	warmup	1121	67	0.8573780040000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split30.sparql	96	stress	734	67	3.420235725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split30.sparql	98	stress	670	67	1.252664417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split30.sparql	97	stress	207	67	5.141043881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split27.sparql	1	warmup	1122	0	0.055074223000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split27.sparql	96	stress	1150	0	0.284314105	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split27.sparql	98	stress	1210	0	0.13968229699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split27.sparql	97	stress	321	0	0.247407118	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split56.sparql	1	warmup	1123	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split56.sparql	96	stress	105	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split56.sparql	98	stress	704	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split56.sparql	97	stress	1909	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split39.sparql	1	warmup	1124	1141	43.283616055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split39.sparql	96	stress	1335	1141	61.48416829600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split39.sparql	98	stress	278	1141	93.191526565	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split39.sparql	97	stress	1511	1141	50.25940134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split9.sparql	1	warmup	1125	1474	23.618927020999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split9.sparql	96	stress	468	1474	56.890127039	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split9.sparql	98	stress	437	1474	41.944538023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split9.sparql	97	stress	126	1474	89.416719884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split82.sparql	1	warmup	1126	66	2.4151711419999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split82.sparql	96	stress	1707	66	2.151518023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split82.sparql	98	stress	1796	66	7.070179857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split82.sparql	97	stress	1910	66	5.007613107	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split10.sparql	1	warmup	1127	3191	33.992929555	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split10.sparql	96	stress	978	3191	89.093080385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split10.sparql	98	stress	1849	3191	169.32831807899998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split10.sparql	97	stress	1237	3191	132.03709943	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split27.sparql	1	warmup	1128	2758	24.570219166999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split27.sparql	96	stress	1973	2758	101.024798901	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split27.sparql	98	stress	1308	2758	10.86711596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split27.sparql	97	stress	308	2758	230.451803592	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split46.sparql	1	warmup	1129	1045	29.237183171999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split46.sparql	96	stress	1700	1045	34.193401265	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split46.sparql	98	stress	856	1045	31.830299595	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split46.sparql	97	stress	359	1045	97.66255338100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split99.sparql	1	warmup	1130	35	1.862831088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split99.sparql	96	stress	919	35	3.771805884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split99.sparql	98	stress	546	35	8.259149257999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split99.sparql	97	stress	1473	35	5.189169016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split97.sparql	1	warmup	1131	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split97.sparql	96	stress	1608	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split97.sparql	98	stress	1744	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split97.sparql	97	stress	1764	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F3/F3_split98.sparql	1	warmup	1132	5327	81.555834296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split98.sparql	96	stress	281	5327	82.33926884200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split98.sparql	98	stress	930	5327	276.720368962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split98.sparql	97	stress	1191	5327	174.566620024	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split1.sparql	1	warmup	1133	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split1.sparql	96	stress	1879	342	23.992098143000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split1.sparql	98	stress	302	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split1.sparql	97	stress	90	342	43.194050052	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split73.sparql	1	warmup	1134	3069	82.031845697	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split73.sparql	96	stress	1609	3069	57.602261255	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split73.sparql	98	stress	552	3069	82.218544412	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split73.sparql	97	stress	496	3069	74.881918076	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split15.sparql	1	warmup	1135	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split15.sparql	96	stress	415	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split15.sparql	98	stress	1015	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split15.sparql	97	stress	1530	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split30.sparql	1	warmup	1136	6513	93.168562633	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split30.sparql	96	stress	674	6513	190.494370787	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split30.sparql	98	stress	757	6513	262.989064139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split30.sparql	97	stress	1646	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split3.sparql	1	warmup	1137	26082	299.62828418900006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split3.sparql	96	stress	164	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split3.sparql	98	stress	1140	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split3.sparql	97	stress	713	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split31.sparql	1	warmup	1138	26082	9.240718749	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split31.sparql	96	stress	341	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split31.sparql	98	stress	867	26082	6.381596471	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split31.sparql	97	stress	1264	26082	147.147618019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split15.sparql	1	warmup	1139	1174	45.738591498000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split15.sparql	96	stress	242	1174	0.7588065279999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split15.sparql	98	stress	828	1174	12.454166674000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split15.sparql	97	stress	1413	1174	38.144882445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split99.sparql	1	warmup	1140	0	0.09013809699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split99.sparql	96	stress	1635	0	0.276651667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split99.sparql	98	stress	379	0	0.08567484800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split99.sparql	97	stress	24	0	0.114998302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split75.sparql	1	warmup	1141	0	24.061243696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split75.sparql	96	stress	1587	0	1.1402490859999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split75.sparql	98	stress	1663	0	37.977260032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split75.sparql	97	stress	1295	0	0.964911375	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split76.sparql	1	warmup	1142	0	12.183503362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split76.sparql	96	stress	1923	0	6.136757942000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split76.sparql	98	stress	564	0	11.213389751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split76.sparql	97	stress	855	0	1.041288466	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split71.sparql	1	warmup	1143	0	0.049103644	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split71.sparql	96	stress	366	0	0.196380985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split71.sparql	98	stress	54	0	0.141095844	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split71.sparql	97	stress	190	0	0.219668243	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split18.sparql	1	warmup	1144	0	56.674287836000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split18.sparql	96	stress	733	0	1.7572560000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split18.sparql	98	stress	172	0	1.71882896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split18.sparql	97	stress	883	0	1.889606971	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split10.sparql	1	warmup	1145	0	1.0847886629999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split10.sparql	96	stress	600	0	57.79844854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split10.sparql	98	stress	42	0	1.013379305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split10.sparql	97	stress	846	0	16.48595748	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split33.sparql	1	warmup	1146	4417	10.929721352	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split33.sparql	96	stress	818	4417	1.996043398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split33.sparql	98	stress	696	4417	47.036417878	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split33.sparql	97	stress	354	4417	100.67671597399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split4.sparql	1	warmup	1147	10	0.5814329579999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split4.sparql	96	stress	1376	10	5.45775537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split4.sparql	98	stress	1953	10	4.047534165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split4.sparql	97	stress	37	10	4.531594124000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split63.sparql	1	warmup	1148	1424	79.283416102	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split63.sparql	96	stress	1436	1424	289.273151252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split63.sparql	98	stress	1006	1424	140.88173189900004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split63.sparql	97	stress	253	1424	24.969417413000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split45.sparql	1	warmup	1149	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split45.sparql	96	stress	194	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split45.sparql	98	stress	1469	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split45.sparql	97	stress	626	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split33.sparql	1	warmup	1150	1424	7.367921757	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split33.sparql	96	stress	1791	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split33.sparql	98	stress	969	1424	10.979796508	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split33.sparql	97	stress	1161	1424	5.115596428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split1.sparql	1	warmup	1151	98	1.782431851	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split1.sparql	96	stress	807	98	3.3475319389999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split1.sparql	98	stress	1471	98	9.195314675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split1.sparql	97	stress	1557	98	3.514235139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split2.sparql	1	warmup	1152	1367	23.795505121999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split2.sparql	96	stress	427	1367	84.404836679	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split2.sparql	98	stress	1952	1367	43.63538352000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split2.sparql	97	stress	1107	1367	26.91489462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split13.sparql	1	warmup	1153	42063279	250.618200368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split13.sparql	96	stress	1075	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split13.sparql	98	stress	751	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split13.sparql	97	stress	273	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split72.sparql	1	warmup	1154	22	0.05605142	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split72.sparql	96	stress	141	22	1.045941745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split72.sparql	98	stress	1472	22	1.6800694919999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split72.sparql	97	stress	1869	22	0.267039519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split74.sparql	1	warmup	1155	32	0.300369826	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split74.sparql	96	stress	453	32	0.422761147	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split74.sparql	98	stress	819	32	0.681563415	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split74.sparql	97	stress	797	32	1.014545351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split81.sparql	1	warmup	1156	2397	25.909377127	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split81.sparql	96	stress	1019	2397	84.90352556900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split81.sparql	98	stress	459	2397	71.457032571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split81.sparql	97	stress	1710	2397	66.890372583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split9.sparql	1	warmup	1157	42063279	196.067851584	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split9.sparql	96	stress	964	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split9.sparql	98	stress	387	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split9.sparql	97	stress	1560	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split60.sparql	1	warmup	1158	50	0.288807912	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split60.sparql	96	stress	283	50	1.861549874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split60.sparql	98	stress	503	50	2.087728039	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split60.sparql	97	stress	1806	50	5.296405849	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split40.sparql	1	warmup	1159	1424	5.236665810000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split40.sparql	96	stress	960	1424	12.157766495999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split40.sparql	98	stress	1562	1424	6.214977416	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split40.sparql	97	stress	418	1424	6.368921632999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split72.sparql	1	warmup	1160	49	0.382505995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split72.sparql	96	stress	1751	49	3.362972894	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split72.sparql	98	stress	1610	49	6.227624529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split72.sparql	97	stress	495	49	1.7962856319999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split74.sparql	1	warmup	1161	0	2.6701083210000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split74.sparql	96	stress	1888	0	3.296754747	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split74.sparql	98	stress	60	0	16.749095113	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split74.sparql	97	stress	554	0	1.4149648970000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split47.sparql	1	warmup	1162	42063279	196.800520892	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split47.sparql	96	stress	1429	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split47.sparql	98	stress	7	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split47.sparql	97	stress	1995	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split28.sparql	1	warmup	1163	42063279	196.75043565599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split28.sparql	96	stress	1032	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split28.sparql	98	stress	1644	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split28.sparql	97	stress	1749	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split15.sparql	1	warmup	1164	3380	7.030936915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split15.sparql	96	stress	1659	3380	70.141699448	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split15.sparql	98	stress	1935	3380	63.452648276000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split15.sparql	97	stress	1668	3380	98.215397366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split28.sparql	1	warmup	1165	5887	17.855661812999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split28.sparql	96	stress	1835	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split28.sparql	98	stress	1360	5887	239.981258537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split28.sparql	97	stress	770	5887	193.327737021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split25.sparql	1	warmup	1166	42063279	198.61177283700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split25.sparql	96	stress	977	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split25.sparql	98	stress	995	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split25.sparql	97	stress	1969	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split42.sparql	1	warmup	1167	0	0.035847798	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split42.sparql	96	stress	1030	0	0.221417452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split42.sparql	98	stress	1406	0	0.10501901400000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split42.sparql	97	stress	1984	0	0.09935784	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split13.sparql	1	warmup	1168	5804	14.908408867999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split13.sparql	96	stress	1427	5804	143.849014069	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split13.sparql	98	stress	35	5804	157.04859424499998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split13.sparql	97	stress	1650	5804	264.518210397	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split56.sparql	1	warmup	1169	0	0.021476195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split56.sparql	96	stress	1620	0	0.182779962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split56.sparql	98	stress	613	0	0.046435044	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split56.sparql	97	stress	1861	0	0.11963758599999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split17.sparql	1	warmup	1170	56	0.225902667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split17.sparql	96	stress	430	56	1.97136119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split17.sparql	98	stress	75	56	1.8969930769999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split17.sparql	97	stress	558	56	4.587472174	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split27.sparql	1	warmup	1171	5893	12.847109047	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split27.sparql	96	stress	165	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split27.sparql	98	stress	1263	5893	162.924427157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split27.sparql	97	stress	1365	5893	117.667659198	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split25.sparql	1	warmup	1172	46	0.511343156	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split25.sparql	96	stress	1501	46	9.207148865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split25.sparql	98	stress	468	46	10.288976844	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split25.sparql	97	stress	1035	46	17.820886359	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split49.sparql	1	warmup	1173	167	1.148849875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split49.sparql	96	stress	946	167	4.978715823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split49.sparql	98	stress	1270	167	17.235106805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split49.sparql	97	stress	1182	167	6.005799152000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split31.sparql	1	warmup	1174	1424	4.391592113	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split31.sparql	96	stress	1403	1424	64.032328874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split31.sparql	98	stress	581	1424	218.748357443	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split31.sparql	97	stress	1307	1424	286.90059243	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split53.sparql	1	warmup	1175	0	13.774866744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split53.sparql	96	stress	550	0	1.8131311999999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split53.sparql	98	stress	1739	0	81.510182251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split53.sparql	97	stress	527	0	1.317540578	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split3.sparql	1	warmup	1176	0	0.544363865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split3.sparql	96	stress	74	0	1.775704895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split3.sparql	98	stress	1256	0	38.956472298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split3.sparql	97	stress	725	0	1.8756463909999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split83.sparql	1	warmup	1177	3976	7.449901946000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split83.sparql	96	stress	1334	3976	60.494165431000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split83.sparql	98	stress	1073	3976	52.226455996999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split83.sparql	97	stress	1795	3976	65.086520737	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split67.sparql	1	warmup	1178	5	0.168383875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split67.sparql	96	stress	900	5	0.590552423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split67.sparql	98	stress	64	5	0.20650968100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split67.sparql	97	stress	1046	5	0.26413042200000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split35.sparql	1	warmup	1179	1293	2.718707091	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split35.sparql	96	stress	747	1293	63.572700038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split35.sparql	98	stress	1939	1293	23.316824641	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split35.sparql	97	stress	1234	1293	18.772629308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split72.sparql	1	warmup	1180	3062	5.258429728	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split72.sparql	96	stress	1954	3062	0.740389451	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split72.sparql	98	stress	1570	3062	0.629225745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split72.sparql	97	stress	1196	3062	41.69833705	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split58.sparql	1	warmup	1181	42063279	199.450589169	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split58.sparql	96	stress	1200	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split58.sparql	98	stress	1126	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split58.sparql	97	stress	1455	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split31.sparql	1	warmup	1182	5386	20.801361518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split31.sparql	96	stress	528	5386	196.850584965	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split31.sparql	98	stress	1706	5386	255.03002742700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split31.sparql	97	stress	1618	5386	6.133568142000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split61.sparql	1	warmup	1183	1331	5.065303438	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split61.sparql	96	stress	396	1331	52.82128005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split61.sparql	98	stress	1710	1331	41.696416496	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split61.sparql	97	stress	1642	1331	72.192588492	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split36.sparql	1	warmup	1184	342	244.10751780000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split36.sparql	96	stress	907	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split36.sparql	98	stress	183	342	25.266972025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split36.sparql	97	stress	1558	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F3/F3_split92.sparql	1	warmup	1185	2659	24.496548693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split92.sparql	96	stress	1710	2659	73.48690313600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split92.sparql	98	stress	1041	2659	124.980414259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split92.sparql	97	stress	1567	2659	103.42524197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split27.sparql	1	warmup	1186	16363	104.381695854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split27.sparql	96	stress	694	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split27.sparql	98	stress	814	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split27.sparql	97	stress	1369	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split0.sparql	1	warmup	1187	8	0.053629455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split0.sparql	96	stress	1123	8	0.320288289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split0.sparql	98	stress	852	8	0.298911288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split0.sparql	97	stress	1988	8	0.44954094299999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split63.sparql	1	warmup	1188	8008	48.377876208	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split63.sparql	96	stress	1220	8008	181.73897181599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split63.sparql	98	stress	436	8008	100.007219312	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split63.sparql	97	stress	1318	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split78.sparql	1	warmup	1189	26082	50.465079298999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split78.sparql	96	stress	485	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split78.sparql	98	stress	374	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split78.sparql	97	stress	670	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split98.sparql	1	warmup	1190	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split98.sparql	96	stress	1534	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split98.sparql	98	stress	1458	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split98.sparql	97	stress	425	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split10.sparql	1	warmup	1191	42063279	229.837335372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split10.sparql	96	stress	73	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split10.sparql	98	stress	474	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split10.sparql	97	stress	1427	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split14.sparql	1	warmup	1192	187	7.805714836	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split14.sparql	96	stress	800	187	7.547836806999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split14.sparql	98	stress	509	187	5.202786702	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split14.sparql	97	stress	1903	187	29.239368966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split68.sparql	1	warmup	1193	120	4.7204746580000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split68.sparql	96	stress	1952	120	10.51080167	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split68.sparql	98	stress	154	120	21.946394778000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split68.sparql	97	stress	1524	120	9.342708	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split87.sparql	1	warmup	1194	3	0.078811156	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split87.sparql	96	stress	630	3	0.4165165830000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split87.sparql	98	stress	736	3	0.37526423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split87.sparql	97	stress	1172	3	0.308235017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split19.sparql	1	warmup	1195	1196	3.0884949739999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split19.sparql	96	stress	332	1196	37.038436665999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split19.sparql	98	stress	62	1196	22.986847450000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split19.sparql	97	stress	348	1196	25.433969198000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split42.sparql	1	warmup	1196	969	5.059502128	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split42.sparql	96	stress	22	969	1.945495508	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split42.sparql	98	stress	1601	969	43.820949485	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split42.sparql	97	stress	720	969	22.320947564	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split85.sparql	1	warmup	1197	31	0.09102703	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split85.sparql	96	stress	1763	31	0.580735159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split85.sparql	98	stress	1874	31	0.729737807	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split85.sparql	97	stress	1580	31	6.283531907	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split99.sparql	1	warmup	1198	0	7.569915106000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split99.sparql	96	stress	872	0	7.036309771	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split99.sparql	98	stress	1606	0	1.110139601	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split99.sparql	97	stress	1683	0	1.3453023130000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split40.sparql	1	warmup	1199	66	0.60223269	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split40.sparql	96	stress	1236	66	1.745986845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split40.sparql	98	stress	1516	66	0.949126019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split40.sparql	97	stress	120	66	0.972490898	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split88.sparql	1	warmup	1200	16363	14.836484683999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split88.sparql	96	stress	1890	16363	283.52154594900003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split88.sparql	98	stress	1816	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split88.sparql	97	stress	550	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split27.sparql	1	warmup	1201	15	0.6129924729999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split27.sparql	96	stress	1394	15	1.83480926	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split27.sparql	98	stress	655	15	2.073570417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split27.sparql	97	stress	1775	15	1.947719296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split95.sparql	1	warmup	1202	342	250.311546794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split95.sparql	96	stress	993	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split95.sparql	98	stress	144	342	130.72071813899998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split95.sparql	97	stress	1283	342	22.510897235999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split54.sparql	1	warmup	1203	1424	90.274851098	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split54.sparql	96	stress	1499	1424	102.80736862399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split54.sparql	98	stress	986	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split54.sparql	97	stress	192	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split58.sparql	1	warmup	1204	39	0.14350544199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split58.sparql	96	stress	169	39	1.550336986	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split58.sparql	98	stress	50	39	3.2754396860000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split58.sparql	97	stress	1725	39	0.579600685	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split43.sparql	1	warmup	1205	41	0.26749173600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split43.sparql	96	stress	1859	41	4.2238701910000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split43.sparql	98	stress	1523	41	5.777675306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split43.sparql	97	stress	105	41	3.630532441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split96.sparql	1	warmup	1206	0	0.034696364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split96.sparql	96	stress	58	0	1.443090381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split96.sparql	98	stress	1379	0	0.41452799999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split96.sparql	97	stress	1114	0	0.279898463	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split25.sparql	1	warmup	1207	4976	12.784557699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split25.sparql	96	stress	1768	4976	70.135791489	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split25.sparql	98	stress	1222	4976	42.937225923	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split25.sparql	97	stress	1935	4976	58.200413923999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split63.sparql	1	warmup	1208	9	0.045657632000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split63.sparql	96	stress	228	9	0.969338079	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split63.sparql	98	stress	1914	9	0.13651149199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split63.sparql	97	stress	104	9	0.874313887	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split43.sparql	1	warmup	1209	666	6.2509996779999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split43.sparql	96	stress	1541	666	56.01443303600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split43.sparql	98	stress	616	666	20.208350438	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split43.sparql	97	stress	216	666	47.553281605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split24.sparql	1	warmup	1210	115	0.87967599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split24.sparql	96	stress	862	115	3.198394737	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split24.sparql	98	stress	1949	115	6.989039947999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split24.sparql	97	stress	608	115	4.837883076000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split32.sparql	1	warmup	1211	1391	7.133422114	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split32.sparql	96	stress	1433	1391	20.246827065999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split32.sparql	98	stress	428	1391	33.094580953000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split32.sparql	97	stress	918	1391	10.084031309	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split19.sparql	1	warmup	1212	0	0.042236733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split19.sparql	96	stress	742	0	0.352718745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split19.sparql	98	stress	716	0	0.264911235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split19.sparql	97	stress	1013	0	0.5531106419999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split31.sparql	1	warmup	1213	0	0.034109058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split31.sparql	96	stress	1276	0	0.112431593	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split31.sparql	98	stress	1732	0	0.113506929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split31.sparql	97	stress	1802	0	0.10276921300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split3.sparql	1	warmup	1214	209	8.403128225	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split3.sparql	96	stress	806	209	4.011018581	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split3.sparql	98	stress	795	209	23.395017175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split3.sparql	97	stress	230	209	115.044668944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split88.sparql	1	warmup	1215	21	0.145862395	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split88.sparql	96	stress	948	21	0.8882969209999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split88.sparql	98	stress	939	21	2.517040509	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split88.sparql	97	stress	878	21	2.6074924470000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split35.sparql	1	warmup	1216	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split35.sparql	96	stress	1263	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split35.sparql	98	stress	1799	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split35.sparql	97	stress	1743	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split77.sparql	1	warmup	1217	2923	29.951451311	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split77.sparql	96	stress	5	2923	79.627349095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split77.sparql	98	stress	1915	2923	19.121297469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split77.sparql	97	stress	633	2923	96.71767097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split17.sparql	1	warmup	1218	342	236.048574487	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split17.sparql	96	stress	1000	342	24.64487371	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split17.sparql	98	stress	1591	342	167.57264755600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split17.sparql	97	stress	1142	342	199.785016157	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split10.sparql	1	warmup	1219	322	16.857475395	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split10.sparql	96	stress	1064	322	19.281056124000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split10.sparql	98	stress	590	322	32.120993643999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split10.sparql	97	stress	1799	322	0.971268247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split43.sparql	1	warmup	1220	1	0.171484522	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split43.sparql	96	stress	1818	1	0.7506973450000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split43.sparql	98	stress	420	1	0.26178348100000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split43.sparql	97	stress	128	1	0.454181089	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split23.sparql	1	warmup	1221	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split23.sparql	96	stress	1970	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split23.sparql	98	stress	722	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split23.sparql	97	stress	72	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split75.sparql	1	warmup	1222	342	47.246003588	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split75.sparql	96	stress	174	342	29.189602613	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split75.sparql	98	stress	1551	342	21.788285872	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split75.sparql	97	stress	580	342	234.82414385299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split95.sparql	1	warmup	1223	2402	14.339810721	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split95.sparql	96	stress	1377	2402	71.682873729	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split95.sparql	98	stress	1626	2402	57.037829822	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split95.sparql	97	stress	1095	2402	61.411741345	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split29.sparql	1	warmup	1224	2537	38.365872436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split29.sparql	96	stress	1017	2537	32.24231922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split29.sparql	98	stress	1993	2537	83.79361507	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split29.sparql	97	stress	1417	2537	63.116029288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split43.sparql	1	warmup	1225	0	45.393759648999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split43.sparql	96	stress	658	0	5.14423451	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split43.sparql	98	stress	1940	0	2.33513422	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split43.sparql	97	stress	805	0	1.6985596980000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split5.sparql	1	warmup	1226	1391	5.188325056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split5.sparql	96	stress	426	1391	47.512705638	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split5.sparql	98	stress	973	1391	8.969639738	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split5.sparql	97	stress	799	1391	22.361810685	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split0.sparql	1	warmup	1227	1424	92.36634150299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split0.sparql	96	stress	1979	1424	17.25412656	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split0.sparql	98	stress	954	1424	38.631730607	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split0.sparql	97	stress	1759	1424	270.323560315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split39.sparql	1	warmup	1228	0	7.800810682000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split39.sparql	96	stress	1966	0	1.930121051	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split39.sparql	98	stress	1728	0	1.310058032	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split39.sparql	97	stress	729	0	21.098752811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split72.sparql	1	warmup	1229	0	0.037752296000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split72.sparql	96	stress	1487	0	0.21186643800000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split72.sparql	98	stress	465	0	0.172018087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split72.sparql	97	stress	548	0	0.24057911399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split31.sparql	1	warmup	1230	2	0.132230933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split31.sparql	96	stress	1809	2	0.594453745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split31.sparql	98	stress	864	2	0.118845216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split31.sparql	97	stress	1875	2	0.19942803399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split91.sparql	1	warmup	1231	3	0.171453528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split91.sparql	96	stress	17	3	0.911860295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split91.sparql	98	stress	1932	3	0.7985486820000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split91.sparql	97	stress	1249	3	0.44758994399999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split4.sparql	1	warmup	1232	10	0.18401890899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split4.sparql	96	stress	609	10	0.32164367899999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split4.sparql	98	stress	163	10	0.542894002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split4.sparql	97	stress	1215	10	1.019212652	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split97.sparql	1	warmup	1233	26586	140.067817139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split97.sparql	96	stress	400	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split97.sparql	98	stress	1989	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split97.sparql	97	stress	985	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split69.sparql	1	warmup	1234	5812	74.68093206500002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split69.sparql	96	stress	1209	5812	153.28377512499995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split69.sparql	98	stress	348	5812	119.00673774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split69.sparql	97	stress	1878	5812	88.082695246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split88.sparql	1	warmup	1235	0	0.046700119000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split88.sparql	96	stress	1066	0	0.153927465	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split88.sparql	98	stress	860	0	0.059348755999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split88.sparql	97	stress	65	0	0.04730606	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split15.sparql	1	warmup	1236	2	0.07865383599999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split15.sparql	96	stress	741	2	0.298067052	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split15.sparql	98	stress	325	2	0.36206597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split15.sparql	97	stress	1466	2	0.22701954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split26.sparql	1	warmup	1237	342	38.086191249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split26.sparql	96	stress	1414	342	282.521250521	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split26.sparql	98	stress	1053	342	240.61249727700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split26.sparql	97	stress	1647	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split8.sparql	1	warmup	1238	13001	98.839999236	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split8.sparql	96	stress	1235	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split8.sparql	98	stress	1163	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split8.sparql	97	stress	1881	13001	217.05265721400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split58.sparql	1	warmup	1239	0	0.033216759000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split58.sparql	96	stress	771	0	0.093929895	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split58.sparql	98	stress	1136	0	0.129990745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split58.sparql	97	stress	1134	0	0.14232426799999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split54.sparql	1	warmup	1240	2122	6.402748458	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split54.sparql	96	stress	1067	2122	33.127642623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split54.sparql	98	stress	304	2122	90.694622799	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split54.sparql	97	stress	1827	2122	3.817871854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split73.sparql	1	warmup	1241	158	2.360157965	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split73.sparql	96	stress	463	158	3.2640060010000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split73.sparql	98	stress	106	158	2.129952146	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split73.sparql	97	stress	739	158	7.620505767	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split24.sparql	1	warmup	1242	0	0.8039110140000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split24.sparql	96	stress	1461	0	24.119486355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split24.sparql	98	stress	1257	0	1.151218586	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split24.sparql	97	stress	1656	0	2.100215334	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split77.sparql	1	warmup	1243	29	0.32062322600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split77.sparql	96	stress	1524	29	3.185516926	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split77.sparql	98	stress	1422	29	2.955989709	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split77.sparql	97	stress	887	29	7.523118768000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split78.sparql	1	warmup	1244	10	0.662709702	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split78.sparql	96	stress	1780	10	5.260204368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split78.sparql	98	stress	970	10	1.944136291	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split78.sparql	97	stress	987	10	8.898208962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split23.sparql	1	warmup	1245	1711	4.963714325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split23.sparql	96	stress	365	1711	28.870781731999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split23.sparql	98	stress	504	1711	41.53140933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split23.sparql	97	stress	247	1711	79.530161721	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split49.sparql	1	warmup	1246	1424	6.704930986	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split49.sparql	96	stress	525	1424	57.15086393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split49.sparql	98	stress	727	1424	17.297132323000007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split49.sparql	97	stress	35	1424	177.750463324	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split82.sparql	1	warmup	1247	8008	10.127699687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split82.sparql	96	stress	1027	8008	259.09993544900004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split82.sparql	98	stress	1205	8008	32.967649142	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split82.sparql	97	stress	934	8008	221.54361460099997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split51.sparql	1	warmup	1248	1424	4.569152547	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split51.sparql	96	stress	1663	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split51.sparql	98	stress	1944	1424	8.218162797000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split51.sparql	97	stress	859	1424	15.832185814	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split43.sparql	1	warmup	1249	342	16.168091662000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split43.sparql	96	stress	827	342	39.269500824000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split43.sparql	98	stress	147	342	35.454766271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split43.sparql	97	stress	1410	342	76.409911619	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split64.sparql	1	warmup	1250	1331	4.325852862	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split64.sparql	96	stress	404	1331	19.24928304	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split64.sparql	98	stress	1057	1331	54.320491642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split64.sparql	97	stress	1825	1331	20.677809993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split6.sparql	1	warmup	1251	342	16.235966794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split6.sparql	96	stress	1140	342	247.702452333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split6.sparql	98	stress	236	342	23.275824041	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split6.sparql	97	stress	771	342	25.682242655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split65.sparql	1	warmup	1252	0	10.372296877	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split65.sparql	96	stress	1185	0	1.409289015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split65.sparql	98	stress	1974	0	38.014237935	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split65.sparql	97	stress	1132	0	2.141685728	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split19.sparql	1	warmup	1253	5832	14.67270165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split19.sparql	96	stress	1077	5832	206.447887242	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split19.sparql	98	stress	633	5832	88.37903749	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split19.sparql	97	stress	1332	5832	213.59348079900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split33.sparql	1	warmup	1254	3232	14.202833217	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split33.sparql	96	stress	1657	3232	114.208124759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split33.sparql	98	stress	312	3232	176.095494249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split33.sparql	97	stress	875	3232	104.72239664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split26.sparql	1	warmup	1255	53	0.277457639	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split26.sparql	96	stress	1688	53	1.95356704	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split26.sparql	98	stress	1775	53	8.529942859999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split26.sparql	97	stress	1240	53	1.055607238	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split36.sparql	1	warmup	1256	1136	5.241869899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split36.sparql	96	stress	355	1136	41.891932077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split36.sparql	98	stress	1813	1136	25.350665234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split36.sparql	97	stress	1301	1136	32.565024546000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split8.sparql	1	warmup	1257	28	0.184578457	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split8.sparql	96	stress	1819	28	3.708883432	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split8.sparql	98	stress	361	28	3.4923577630000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split8.sparql	97	stress	646	28	1.846056994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split39.sparql	1	warmup	1258	0	0.563546431	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split39.sparql	96	stress	1806	0	38.405296510999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split39.sparql	98	stress	755	0	78.063783333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split39.sparql	97	stress	1467	0	1.478992295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split46.sparql	1	warmup	1259	37	0.060803464	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split46.sparql	96	stress	1571	37	0.4492233550000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split46.sparql	98	stress	1415	37	0.560432109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split46.sparql	97	stress	1056	37	0.501556535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split23.sparql	1	warmup	1260	5	0.044007274000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split23.sparql	96	stress	429	5	0.315425095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split23.sparql	98	stress	178	5	0.19554078600000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split23.sparql	97	stress	1901	5	0.449474718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split48.sparql	1	warmup	1261	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split48.sparql	96	stress	737	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split48.sparql	98	stress	643	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split48.sparql	97	stress	834	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split67.sparql	1	warmup	1262	4	0.203380278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split67.sparql	96	stress	1426	4	0.433786875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split67.sparql	98	stress	1444	4	1.304650768	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split67.sparql	97	stress	576	4	0.6418478830000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split94.sparql	1	warmup	1263	3	0.127908095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split94.sparql	96	stress	530	3	0.634109633	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split94.sparql	98	stress	499	3	0.248828043	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split94.sparql	97	stress	933	3	0.15637234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split87.sparql	1	warmup	1264	8712	107.28012798600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split87.sparql	96	stress	27	8712	290.418331879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split87.sparql	98	stress	1436	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split87.sparql	97	stress	334	8712	290.407686365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split53.sparql	1	warmup	1265	1	0.056442251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split53.sparql	96	stress	810	1	0.19167978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split53.sparql	98	stress	440	1	0.200148396	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split53.sparql	97	stress	974	1	0.164338209	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split2.sparql	1	warmup	1266	114	13.077606799000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split2.sparql	96	stress	1990	114	2.680676197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split2.sparql	98	stress	1068	114	2.068110621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split2.sparql	97	stress	1342	114	51.979306315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split77.sparql	1	warmup	1267	303	3.2211320850000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split77.sparql	96	stress	18	303	8.256576117	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split77.sparql	98	stress	1468	303	1.3483832669999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split77.sparql	97	stress	1411	303	5.616659077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split25.sparql	1	warmup	1268	746	17.091055437999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split25.sparql	96	stress	1045	746	99.695094821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split25.sparql	98	stress	388	746	60.963008778	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split25.sparql	97	stress	1143	746	9.121140055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split77.sparql	1	warmup	1269	0	0.048747713	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split77.sparql	96	stress	1735	0	0.151406925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split77.sparql	98	stress	866	0	0.079495161	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split77.sparql	97	stress	1810	0	0.187475262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split57.sparql	1	warmup	1270	0	1.193867609	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split57.sparql	96	stress	420	0	1.4251173959999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split57.sparql	98	stress	1302	0	1.701424003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split57.sparql	97	stress	1651	0	1.6274634419999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split85.sparql	1	warmup	1271	389	11.074364503	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split85.sparql	96	stress	1188	389	24.501399979000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split85.sparql	98	stress	1723	389	23.31161172	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split85.sparql	97	stress	1409	389	49.747295151	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split58.sparql	1	warmup	1272	1559	19.250834604	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split58.sparql	96	stress	382	1559	78.024560197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split58.sparql	98	stress	1299	1559	30.570641504	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split58.sparql	97	stress	1738	1559	65.50304275900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split3.sparql	1	warmup	1273	278	5.963459347000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split3.sparql	96	stress	505	278	29.024984609	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split3.sparql	98	stress	1272	278	14.112980537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split3.sparql	97	stress	394	278	8.518958346	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split24.sparql	1	warmup	1274	0	0.064559927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split24.sparql	96	stress	1232	0	0.069302647	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split24.sparql	98	stress	1618	0	0.11264113199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split24.sparql	97	stress	1771	0	0.205544154	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split85.sparql	1	warmup	1275	342	155.083935766	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split85.sparql	96	stress	446	342	183.889698205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split85.sparql	98	stress	753	342	37.725958716	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split85.sparql	97	stress	582	342	31.12661775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split81.sparql	1	warmup	1276	372	11.528637343	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split81.sparql	96	stress	1989	372	45.903788513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split81.sparql	98	stress	977	372	9.826799227	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split81.sparql	97	stress	772	372	21.528024485000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split51.sparql	1	warmup	1277	1293	7.628681907000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split51.sparql	96	stress	1528	1293	39.763518915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split51.sparql	98	stress	201	1293	35.882057538000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split51.sparql	97	stress	1803	1293	34.858321697	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split48.sparql	1	warmup	1278	32	0.197099918	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split48.sparql	96	stress	452	32	0.09945414699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split48.sparql	98	stress	1405	32	0.5578296229999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split48.sparql	97	stress	1084	32	0.572033576	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split95.sparql	1	warmup	1279	66	0.840138472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split95.sparql	96	stress	1182	66	2.8326544840000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split95.sparql	98	stress	1242	66	3.8645562769999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split95.sparql	97	stress	873	66	2.449364319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split79.sparql	1	warmup	1280	0	0.066414945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split79.sparql	96	stress	1122	0	0.23527535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split79.sparql	98	stress	1751	0	0.181383128	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split79.sparql	97	stress	629	0	1.083083005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split58.sparql	1	warmup	1281	2414	22.634975731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split58.sparql	96	stress	901	2414	30.502422661999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split58.sparql	98	stress	1625	2414	47.85831384	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split58.sparql	97	stress	973	2414	125.91739404	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split80.sparql	1	warmup	1282	33	0.25525583700000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split80.sparql	96	stress	271	33	1.381815403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split80.sparql	98	stress	1056	33	0.7748135909999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split80.sparql	97	stress	1523	33	0.5072908420000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split44.sparql	1	warmup	1283	421	3.209562507	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split44.sparql	96	stress	75	421	13.516511375999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split44.sparql	98	stress	597	421	17.785570722	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split44.sparql	97	stress	1364	421	6.455597066999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split31.sparql	1	warmup	1284	49	1.447289276	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split31.sparql	96	stress	1472	49	8.896601861999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split31.sparql	98	stress	1275	49	3.872872023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split31.sparql	97	stress	487	49	11.046968853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split26.sparql	1	warmup	1285	0	0.054046615000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split26.sparql	96	stress	1329	0	0.964660937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split26.sparql	98	stress	1791	0	0.187654505	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split26.sparql	97	stress	785	0	0.981375659	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split6.sparql	1	warmup	1286	5393	29.478853388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split6.sparql	96	stress	1794	5393	152.72734817399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split6.sparql	98	stress	1259	5393	102.36962042299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split6.sparql	97	stress	89	5393	117.60824719200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split30.sparql	1	warmup	1287	0	1.151460744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split30.sparql	96	stress	239	0	1.504661024	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split30.sparql	98	stress	98	0	3.1824023510000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split30.sparql	97	stress	184	0	1.344707116	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split73.sparql	1	warmup	1288	5887	63.807471473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split73.sparql	96	stress	1048	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split73.sparql	98	stress	761	5887	125.03606272100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split73.sparql	97	stress	683	5887	274.95384531900004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split89.sparql	1	warmup	1289	5788	19.851332185	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split89.sparql	96	stress	1373	5788	24.778582407	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split89.sparql	98	stress	1364	5788	285.433513168	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split89.sparql	97	stress	1251	5788	140.407846826	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split59.sparql	1	warmup	1290	0	0.02504756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split59.sparql	96	stress	624	0	0.5133408429999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split59.sparql	98	stress	1282	0	0.07158414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split59.sparql	97	stress	1469	0	0.112365956	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split64.sparql	1	warmup	1291	6	0.050451097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split64.sparql	96	stress	1310	6	1.030835005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split64.sparql	98	stress	1439	6	0.906858094	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split64.sparql	97	stress	345	6	0.491322796	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split78.sparql	1	warmup	1292	2038	5.232144706000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split78.sparql	96	stress	1709	2038	44.134402023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split78.sparql	98	stress	217	2038	38.627306975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split78.sparql	97	stress	810	2038	39.958978444	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split7.sparql	1	warmup	1293	852	3.187237381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split7.sparql	96	stress	1507	852	23.506343532	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split7.sparql	98	stress	237	852	16.963660328000007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split7.sparql	97	stress	1164	852	1.126746251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split24.sparql	1	warmup	1294	21	0.036664537999999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split24.sparql	96	stress	956	21	0.18747103399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split24.sparql	98	stress	1578	21	0.439629373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split24.sparql	97	stress	1751	21	0.44370999299999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split57.sparql	1	warmup	1295	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split57.sparql	96	stress	1611	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split57.sparql	98	stress	636	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split57.sparql	97	stress	67	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split26.sparql	1	warmup	1296	30866	160.779871856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split26.sparql	96	stress	442	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split26.sparql	98	stress	561	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split26.sparql	97	stress	1321	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split79.sparql	1	warmup	1297	2762	25.089526623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split79.sparql	96	stress	230	2762	101.395349777	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split79.sparql	98	stress	414	2762	31.783285336	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split79.sparql	97	stress	238	2762	152.56638326700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split63.sparql	1	warmup	1298	13001	90.63903032799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split63.sparql	96	stress	1965	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split63.sparql	98	stress	451	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split63.sparql	97	stress	1057	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split83.sparql	1	warmup	1299	8993	15.700139809000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split83.sparql	96	stress	877	8993	237.582525468	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split83.sparql	98	stress	1381	8993	161.834806152	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split83.sparql	97	stress	268	8993	180.15968874700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split61.sparql	1	warmup	1300	0	1.1389236189999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split61.sparql	96	stress	408	0	26.420616596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split61.sparql	98	stress	1122	0	1.881329606	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split61.sparql	97	stress	1748	0	64.36962141800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split97.sparql	1	warmup	1301	5930	15.428478238	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split97.sparql	96	stress	1078	5930	198.944809794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split97.sparql	98	stress	197	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split97.sparql	97	stress	440	5930	265.176315423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split91.sparql	1	warmup	1302	0	0.95351408	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split91.sparql	96	stress	1115	0	15.425941257	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split91.sparql	98	stress	133	0	73.768775476	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split91.sparql	97	stress	1414	0	9.896530991	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split98.sparql	1	warmup	1303	3232	9.708478677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split98.sparql	96	stress	724	3232	65.39608982200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split98.sparql	98	stress	1853	3232	155.04277442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split98.sparql	97	stress	1911	3232	134.473709586	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split7.sparql	1	warmup	1304	342	41.196524608000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split7.sparql	96	stress	282	342	220.70213682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split7.sparql	98	stress	1969	342	21.262585625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split7.sparql	97	stress	74	342	29.688289078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split33.sparql	1	warmup	1305	0	1.1028534	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split33.sparql	96	stress	1411	0	71.607751009	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split33.sparql	98	stress	565	0	72.898543143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split33.sparql	97	stress	1543	0	1.588770856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split3.sparql	1	warmup	1306	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split3.sparql	96	stress	246	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split3.sparql	98	stress	1029	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split3.sparql	97	stress	1867	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split56.sparql	1	warmup	1307	4417	16.307598381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split56.sparql	96	stress	1676	4417	139.83904999700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split56.sparql	98	stress	1236	4417	78.482232867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split56.sparql	97	stress	1073	4417	69.05009553100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split70.sparql	1	warmup	1308	5	0.126295296	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split70.sparql	96	stress	651	5	0.318931695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split70.sparql	98	stress	968	5	0.169411024	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split70.sparql	97	stress	833	5	0.235887413	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split8.sparql	1	warmup	1309	0	1.666642144	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split8.sparql	96	stress	962	0	1.82249845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split8.sparql	98	stress	189	0	136.215434031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split8.sparql	97	stress	813	0	1.494538829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split49.sparql	1	warmup	1310	0	1.717034006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split49.sparql	96	stress	1126	0	2.423100052	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split49.sparql	98	stress	1268	0	48.777482548	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split49.sparql	97	stress	774	0	1.8759249969999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split83.sparql	1	warmup	1311	187	7.394743035	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split83.sparql	96	stress	1815	187	21.798650694000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split83.sparql	98	stress	1425	187	12.752155828	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split83.sparql	97	stress	1547	187	11.014313342000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split80.sparql	1	warmup	1312	1391	4.644004819	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split80.sparql	96	stress	984	1391	28.406259261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split80.sparql	98	stress	785	1391	39.848428766	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split80.sparql	97	stress	1782	1391	51.98942675	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split94.sparql	1	warmup	1313	16363	121.91317288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split94.sparql	96	stress	1368	16363	193.26947003700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split94.sparql	98	stress	857	16363	154.16067811099995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split94.sparql	97	stress	1979	16363	185.406465768	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split33.sparql	1	warmup	1314	5	0.159993414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split33.sparql	96	stress	1916	5	1.267045076	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split33.sparql	98	stress	353	5	0.990477183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split33.sparql	97	stress	1613	5	0.5280845319999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split1.sparql	1	warmup	1315	5355	31.070112761999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split1.sparql	96	stress	1743	5355	54.193266061	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split1.sparql	98	stress	1410	5355	46.650369086000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split1.sparql	97	stress	1010	5355	78.33784937300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split70.sparql	1	warmup	1316	948	6.993897667000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split70.sparql	96	stress	1227	948	15.873550968	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split70.sparql	98	stress	1921	948	23.140859405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split70.sparql	97	stress	27	948	35.221126133	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split15.sparql	1	warmup	1317	3506	54.680291493	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split15.sparql	96	stress	1824	3506	117.089988637	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split15.sparql	98	stress	1734	3506	144.289329383	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split15.sparql	97	stress	34	3506	91.912723256	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split24.sparql	1	warmup	1318	4	0.17299073899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split24.sparql	96	stress	40	4	0.36958478200000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split24.sparql	98	stress	121	4	0.35077471000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split24.sparql	97	stress	793	4	0.3919240040000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split45.sparql	1	warmup	1319	158	4.9396552730000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split45.sparql	96	stress	438	158	7.522971171999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split45.sparql	98	stress	1968	158	4.626349587	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split45.sparql	97	stress	1931	158	0.734873872	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split30.sparql	1	warmup	1320	0	1.7183034869999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split30.sparql	96	stress	769	0	80.614519625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split30.sparql	98	stress	502	0	15.876893232999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split30.sparql	97	stress	957	0	3.758840123	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split13.sparql	1	warmup	1321	0	1.6648276340000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split13.sparql	96	stress	941	0	3.158178566	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split13.sparql	98	stress	202	0	12.735074979	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split13.sparql	97	stress	648	0	4.635152273	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split39.sparql	1	warmup	1322	4417	2.1456491310000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split39.sparql	96	stress	816	4417	94.08060774100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split39.sparql	98	stress	1985	4417	103.24363553100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split39.sparql	97	stress	49	4417	185.533403663	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split0.sparql	1	warmup	1323	342	136.91702606799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split0.sparql	96	stress	155	342	170.40608970000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split0.sparql	98	stress	250	342	36.612412349	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split0.sparql	97	stress	1183	342	225.409604612	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split63.sparql	1	warmup	1324	3380	5.066884207	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split63.sparql	96	stress	905	3380	30.340429528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split63.sparql	98	stress	235	3380	49.726232021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split63.sparql	97	stress	482	3380	70.07339932	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split47.sparql	1	warmup	1325	342	17.537349337000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split47.sparql	96	stress	1672	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split47.sparql	98	stress	1076	342	31.342345201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split47.sparql	97	stress	775	342	25.659271238000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split12.sparql	1	warmup	1326	2161	15.596310774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split12.sparql	96	stress	1842	2161	47.730836385	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split12.sparql	98	stress	1931	2161	96.14626040200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split12.sparql	97	stress	587	2161	88.526292956	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split87.sparql	1	warmup	1327	0	0.534981088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split87.sparql	96	stress	876	0	1.878532038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split87.sparql	98	stress	34	0	0.963128989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split87.sparql	97	stress	1443	0	1.284077031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split21.sparql	1	warmup	1328	4417	1.105716224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split21.sparql	96	stress	1059	4417	92.661445892	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split21.sparql	98	stress	350	4417	93.182664519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split21.sparql	97	stress	466	4417	206.546971132	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split17.sparql	1	warmup	1329	852	1.7043057869999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split17.sparql	96	stress	1271	852	1.857813368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split17.sparql	98	stress	1254	852	31.034479544	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split17.sparql	97	stress	1157	852	41.562793999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split28.sparql	1	warmup	1330	765	4.007273327	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split28.sparql	96	stress	450	765	13.237936394	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split28.sparql	98	stress	1713	765	26.419939304	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split28.sparql	97	stress	1700	765	29.418018599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split90.sparql	1	warmup	1331	4	0.031733005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split90.sparql	96	stress	1223	4	0.30367124100000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split90.sparql	98	stress	1092	4	0.148616398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split90.sparql	97	stress	885	4	0.404769021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split38.sparql	1	warmup	1332	210	1.40359771	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split38.sparql	96	stress	1289	210	17.661133114000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split38.sparql	98	stress	1965	210	8.994492977	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split38.sparql	97	stress	325	210	1.096439897	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split64.sparql	1	warmup	1333	5770	14.327831177	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split64.sparql	96	stress	594	5770	201.037389953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split64.sparql	98	stress	1266	5770	166.437663271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split64.sparql	97	stress	754	5770	250.492664695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split20.sparql	1	warmup	1334	1424	42.546675392	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split20.sparql	96	stress	637	1424	6.2746992210000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split20.sparql	98	stress	1881	1424	155.465253978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split20.sparql	97	stress	1839	1424	87.588699845	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split86.sparql	1	warmup	1335	5968	11.390488088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split86.sparql	96	stress	820	5968	127.597460446	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split86.sparql	98	stress	1718	5968	176.74590933099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split86.sparql	97	stress	69	5968	163.00036683000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split65.sparql	1	warmup	1336	29	0.086965946	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split65.sparql	96	stress	975	29	1.5899851269999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split65.sparql	98	stress	752	29	1.903233748	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split65.sparql	97	stress	1741	29	1.8801959080000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split38.sparql	1	warmup	1337	318	1.755785261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split38.sparql	96	stress	376	318	16.852577421000007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split38.sparql	98	stress	69	318	14.709876397	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split38.sparql	97	stress	1446	318	16.060235947	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split35.sparql	1	warmup	1338	6513	20.389512266	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split35.sparql	96	stress	1994	6513	251.151828635	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split35.sparql	98	stress	898	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split35.sparql	97	stress	749	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split60.sparql	1	warmup	1339	114	2.719376378	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split60.sparql	96	stress	1895	114	0.70529946	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split60.sparql	98	stress	1493	114	38.799785384	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split60.sparql	97	stress	1855	114	1.852230913	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split40.sparql	1	warmup	1340	0	0.021789827	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split40.sparql	96	stress	1323	0	0.092007763	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split40.sparql	98	stress	370	0	0.111597579	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split40.sparql	97	stress	1793	0	0.14199677	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split20.sparql	1	warmup	1341	8008	24.747055865	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split20.sparql	96	stress	703	8008	109.20811611100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split20.sparql	98	stress	1961	8008	2.6727462969999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split20.sparql	97	stress	427	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split42.sparql	1	warmup	1342	5921	10.012794037	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split42.sparql	96	stress	1485	5921	214.64505148599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split42.sparql	98	stress	384	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split42.sparql	97	stress	368	5921	124.900618655	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split5.sparql	1	warmup	1343	0	0.6132128269999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split5.sparql	96	stress	1563	0	0.7753845429999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split5.sparql	98	stress	354	0	1.000779639	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split5.sparql	97	stress	1529	0	1.6180643419999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split87.sparql	1	warmup	1344	38	0.10782672300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split87.sparql	96	stress	1671	38	2.778658591	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split87.sparql	98	stress	193	38	5.9812105220000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split87.sparql	97	stress	1082	38	1.7839860980000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split54.sparql	1	warmup	1345	5	0.02703541	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split54.sparql	96	stress	375	5	0.41248577	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split54.sparql	98	stress	77	5	0.169934583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split54.sparql	97	stress	956	5	1.119186473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split59.sparql	1	warmup	1346	58	0.11200576	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split59.sparql	96	stress	856	58	4.277712738	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split59.sparql	98	stress	229	58	2.1902527419999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split59.sparql	97	stress	931	58	0.986409613	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split41.sparql	1	warmup	1347	1101	3.66752622	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split41.sparql	96	stress	32	1101	41.307379559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split41.sparql	98	stress	1711	1101	9.454906664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split41.sparql	97	stress	1208	1101	33.128726097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split13.sparql	1	warmup	1348	1728	5.2630420330000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split13.sparql	96	stress	1198	1728	80.94211406599999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split13.sparql	98	stress	1568	1728	69.12810583299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split13.sparql	97	stress	622	1728	154.80357728299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split53.sparql	1	warmup	1349	8712	21.461093899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split53.sparql	96	stress	1790	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split53.sparql	98	stress	439	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split53.sparql	97	stress	31	8712	132.84722009799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split70.sparql	1	warmup	1350	1461	10.79750746	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split70.sparql	96	stress	1217	1461	82.375464927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split70.sparql	98	stress	117	1461	57.336047478999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split70.sparql	97	stress	1538	1461	58.785300553999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split82.sparql	1	warmup	1351	0	0.998794645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split82.sparql	96	stress	260	0	195.545091839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split82.sparql	98	stress	782	0	1.5955292680000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split82.sparql	97	stress	949	0	2.971566695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split24.sparql	1	warmup	1352	98	0.6744242859999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split24.sparql	96	stress	1438	98	8.123115724	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split24.sparql	98	stress	180	98	5.7401364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split24.sparql	97	stress	928	98	5.213364608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split46.sparql	1	warmup	1353	0	2.644977039	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split46.sparql	96	stress	670	0	1.265906247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split46.sparql	98	stress	1134	0	36.125633258	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split46.sparql	97	stress	162	0	1.029321656	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split9.sparql	1	warmup	1354	0	2.49208799	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split9.sparql	96	stress	243	0	57.468910302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split9.sparql	98	stress	1124	0	31.772184575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split9.sparql	97	stress	56	0	41.212119559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split33.sparql	1	warmup	1355	35	0.039127853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split33.sparql	96	stress	1090	35	0.466564215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split33.sparql	98	stress	43	35	0.719683325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split33.sparql	97	stress	1586	35	1.1767501459999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split80.sparql	1	warmup	1356	146	0.37410424700000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split80.sparql	96	stress	1169	146	3.447490546	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split80.sparql	98	stress	1051	146	36.665771824000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split80.sparql	97	stress	1016	146	16.903560261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split42.sparql	1	warmup	1357	66	0.140842912	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split42.sparql	96	stress	1023	66	4.623561909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split42.sparql	98	stress	1402	66	4.962133669	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split42.sparql	97	stress	1151	66	4.495485436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split96.sparql	1	warmup	1358	0	0.922361678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split96.sparql	96	stress	1305	0	0.978287072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split96.sparql	98	stress	371	0	43.768319453000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split96.sparql	97	stress	144	0	36.602313521	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split4.sparql	1	warmup	1359	1711	2.3805261509999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split4.sparql	96	stress	1720	1711	55.809938537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split4.sparql	98	stress	1959	1711	41.171159695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split4.sparql	97	stress	1553	1711	43.280802378999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split1.sparql	1	warmup	1360	8008	2.371473111	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split1.sparql	96	stress	142	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split1.sparql	98	stress	766	8008	7.485170121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split1.sparql	97	stress	468	8008	194.98029018800003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split97.sparql	1	warmup	1361	66	0.596727668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split97.sparql	96	stress	730	66	0.851789804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split97.sparql	98	stress	1720	66	3.0947087200000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split97.sparql	97	stress	408	66	2.173026718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split50.sparql	1	warmup	1362	355	2.0526322770000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split50.sparql	96	stress	940	355	14.249616697	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split50.sparql	98	stress	1491	355	31.169711551	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split50.sparql	97	stress	1229	355	11.366026817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split14.sparql	1	warmup	1363	1045	2.219510434	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split14.sparql	96	stress	795	1045	21.841728713000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split14.sparql	98	stress	985	1045	38.397467151	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split14.sparql	97	stress	1133	1045	15.153623489000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split27.sparql	1	warmup	1364	5603	17.659415245	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split27.sparql	96	stress	1680	5603	252.986347933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split27.sparql	98	stress	984	5603	264.24283470200004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split27.sparql	97	stress	1359	5603	226.189751958	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split63.sparql	1	warmup	1365	5906	7.911747857999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split63.sparql	96	stress	748	5906	281.007261991	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split63.sparql	98	stress	1983	5906	169.08077169299997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split63.sparql	97	stress	723	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split1.sparql	1	warmup	1366	28	0.113237325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split1.sparql	96	stress	1315	28	1.349423274	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split1.sparql	98	stress	544	28	2.236694393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split1.sparql	97	stress	1762	28	4.301839631	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split53.sparql	1	warmup	1367	142	0.23710705399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split53.sparql	96	stress	1136	142	5.181835596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split53.sparql	98	stress	1622	142	6.393836887000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split53.sparql	97	stress	1256	142	6.33523599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split18.sparql	1	warmup	1368	1102	3.806562856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split18.sparql	96	stress	345	1102	108.235025438	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split18.sparql	98	stress	1417	1102	25.58998091	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split18.sparql	97	stress	336	1102	28.19213563	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split36.sparql	1	warmup	1369	33	0.034522370000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split36.sparql	96	stress	202	33	0.6001815460000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split36.sparql	98	stress	1374	33	0.840663754	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split36.sparql	97	stress	857	33	1.52525206	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split40.sparql	1	warmup	1370	44	0.086941486	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split40.sparql	96	stress	293	44	3.541275278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split40.sparql	98	stress	1530	44	8.066988817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split40.sparql	97	stress	1559	44	10.761415267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split22.sparql	1	warmup	1371	8712	1.795893842	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split22.sparql	96	stress	1280	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split22.sparql	98	stress	31	8712	148.94500960399998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split22.sparql	97	stress	962	8712	76.77037984100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split44.sparql	1	warmup	1372	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split44.sparql	96	stress	631	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split44.sparql	98	stress	974	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split44.sparql	97	stress	101	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split21.sparql	1	warmup	1373	342	25.343542876999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split21.sparql	96	stress	1295	342	30.850628198000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split21.sparql	98	stress	1621	342	189.113151008	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split21.sparql	97	stress	808	342	30.896733815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split89.sparql	1	warmup	1374	2	0.041865235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split89.sparql	96	stress	1459	2	0.176142436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split89.sparql	98	stress	1793	2	0.303049126	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split89.sparql	97	stress	1629	2	0.16830396399999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split17.sparql	1	warmup	1375	1045	16.151821145	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split17.sparql	96	stress	959	1045	41.620229101999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split17.sparql	98	stress	899	1045	101.29552322	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split17.sparql	97	stress	1139	1045	42.996723758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split36.sparql	1	warmup	1376	55	0.5868278339999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split36.sparql	96	stress	1740	55	1.853141647	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split36.sparql	98	stress	557	55	7.433662247000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split36.sparql	97	stress	1549	55	1.949512505	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split20.sparql	1	warmup	1377	1326	2.074764996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split20.sparql	96	stress	1876	1326	42.722671436	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split20.sparql	98	stress	815	1326	39.411124328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split20.sparql	97	stress	117	1326	13.725957586	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split57.sparql	1	warmup	1378	0	8.936298232999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split57.sparql	96	stress	616	0	56.929949505	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split57.sparql	98	stress	725	0	29.158055811999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split57.sparql	97	stress	938	0	32.630910136	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split53.sparql	1	warmup	1379	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split53.sparql	96	stress	205	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split53.sparql	98	stress	592	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split53.sparql	97	stress	961	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split7.sparql	1	warmup	1380	253	7.007625718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split7.sparql	96	stress	1222	253	3.337080335	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split7.sparql	98	stress	1955	253	5.4704448889999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split7.sparql	97	stress	1630	253	6.2947821710000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split81.sparql	1	warmup	1381	3	0.21304372300000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split81.sparql	96	stress	1371	3	0.581479867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split81.sparql	98	stress	466	3	1.005142797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split81.sparql	97	stress	1206	3	0.7159525409999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split71.sparql	1	warmup	1382	1424	97.654039415	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split71.sparql	96	stress	126	1424	199.75409357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split71.sparql	98	stress	1941	1424	8.632493474	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split71.sparql	97	stress	1858	1424	10.648371642999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split34.sparql	1	warmup	1383	1391	7.328246495999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split34.sparql	96	stress	195	1391	26.080403119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split34.sparql	98	stress	1220	1391	34.977550365000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split34.sparql	97	stress	1649	1391	37.584003683000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split87.sparql	1	warmup	1384	66	1.6517075069999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split87.sparql	96	stress	824	66	4.3175966169999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split87.sparql	98	stress	1886	66	2.391382894	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split87.sparql	97	stress	107	66	8.948275218000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split34.sparql	1	warmup	1385	0	5.614154452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split34.sparql	96	stress	834	0	13.974788847000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split34.sparql	98	stress	497	0	5.24252149	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split34.sparql	97	stress	1612	0	1.121629376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split70.sparql	1	warmup	1386	522	4.669878204	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split70.sparql	96	stress	130	522	27.586103267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split70.sparql	98	stress	1007	522	25.73734462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split70.sparql	97	stress	1192	522	15.744148603	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split88.sparql	1	warmup	1387	4425	59.355799538999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split88.sparql	96	stress	411	4425	111.75247749399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split88.sparql	98	stress	691	4425	76.32788989699999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split88.sparql	97	stress	1431	4425	2.5397943819999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split64.sparql	1	warmup	1388	474	4.607390149	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split64.sparql	96	stress	535	474	19.169427562	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split64.sparql	98	stress	1451	474	11.218953866	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split64.sparql	97	stress	285	474	19.754435872000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split74.sparql	1	warmup	1389	1798	10.611580314	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split74.sparql	96	stress	354	1798	33.730396199000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split74.sparql	98	stress	1386	1798	40.486357814	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split74.sparql	97	stress	1976	1798	45.596579467000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split0.sparql	1	warmup	1390	255	2.8873513230000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split0.sparql	96	stress	353	255	7.506693393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split0.sparql	98	stress	1300	255	2.223557891	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split0.sparql	97	stress	337	255	12.294540841	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split29.sparql	1	warmup	1391	93	4.555869759999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split29.sparql	96	stress	825	93	7.26381944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split29.sparql	98	stress	33	93	5.429316291	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split29.sparql	97	stress	644	93	10.569932951	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split6.sparql	1	warmup	1392	2503	25.723068764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split6.sparql	96	stress	1725	2503	67.42202594199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split6.sparql	98	stress	1191	2503	41.693790629000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split6.sparql	97	stress	1420	2503	80.330102067	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split49.sparql	1	warmup	1393	342	173.46064666	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split49.sparql	96	stress	1089	342	24.592000556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split49.sparql	98	stress	456	342	174.87897605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split49.sparql	97	stress	682	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split77.sparql	1	warmup	1394	30	0.309443224	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split77.sparql	96	stress	1193	30	0.5869764730000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split77.sparql	98	stress	68	30	0.7300591319999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split77.sparql	97	stress	773	30	0.7390272590000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split99.sparql	1	warmup	1395	342	17.480111257	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split99.sparql	96	stress	851	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split99.sparql	98	stress	622	342	33.015989257	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split99.sparql	97	stress	1958	342	284.158342016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split20.sparql	1	warmup	1396	16	0.04777373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split20.sparql	96	stress	12	16	0.743657412	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split20.sparql	98	stress	1877	16	0.717914376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split20.sparql	97	stress	1745	16	0.37925974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split11.sparql	1	warmup	1397	1424	7.285624607999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split11.sparql	96	stress	542	1424	26.59835915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split11.sparql	98	stress	713	1424	62.920833681000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split11.sparql	97	stress	715	1424	6.066236796	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split30.sparql	1	warmup	1398	1798	0.538404696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split30.sparql	96	stress	1475	1798	70.203197023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split30.sparql	98	stress	803	1798	47.222646098	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split30.sparql	97	stress	1357	1798	58.106435056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split42.sparql	1	warmup	1399	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split42.sparql	96	stress	492	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split42.sparql	98	stress	646	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split42.sparql	97	stress	51	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split6.sparql	1	warmup	1400	255	3.608877246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split6.sparql	96	stress	661	255	4.6331201580000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split6.sparql	98	stress	1692	255	4.702977751000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split6.sparql	97	stress	1556	255	10.236000533	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split94.sparql	1	warmup	1401	1424	7.000134838999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split94.sparql	96	stress	621	1424	5.8423390280000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split94.sparql	98	stress	932	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split94.sparql	97	stress	522	1424	19.03180829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split10.sparql	1	warmup	1402	66	1.0408135669999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split10.sparql	96	stress	663	66	1.6971335099999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split10.sparql	98	stress	308	66	6.081891871	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split10.sparql	97	stress	1333	66	3.203100145	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split48.sparql	1	warmup	1403	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split48.sparql	96	stress	279	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split48.sparql	98	stress	514	26082	269.156519905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split48.sparql	97	stress	456	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split68.sparql	1	warmup	1404	5898	39.635832533	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split68.sparql	96	stress	1014	5898	100.01132008299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split68.sparql	98	stress	366	5898	239.593279616	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split68.sparql	97	stress	1130	5898	143.17370238799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split83.sparql	1	warmup	1405	4	0.05213435	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split83.sparql	96	stress	1346	4	0.931707953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split83.sparql	98	stress	1213	4	0.475962937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split83.sparql	97	stress	1077	4	0.660057772	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split68.sparql	1	warmup	1406	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split68.sparql	96	stress	1533	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split68.sparql	98	stress	1655	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split68.sparql	97	stress	1944	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split3.sparql	1	warmup	1407	1559	15.229157113	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split3.sparql	96	stress	1020	1559	79.978720172	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split3.sparql	98	stress	612	1559	42.733259394	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split3.sparql	97	stress	1499	1559	113.06673520700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split1.sparql	1	warmup	1408	40	4.71839359	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split1.sparql	96	stress	51	40	3.791988578	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split1.sparql	98	stress	1284	40	3.054187663	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split1.sparql	97	stress	578	40	7.294554064	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split97.sparql	1	warmup	1409	55	0.297833639	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split97.sparql	96	stress	1052	55	1.070665535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split97.sparql	98	stress	1450	55	1.5492405969999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split97.sparql	97	stress	1990	55	0.7308987929999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split23.sparql	1	warmup	1410	47	1.705259989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split23.sparql	96	stress	575	47	1.287672478	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split23.sparql	98	stress	1761	47	1.640602502	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split23.sparql	97	stress	1394	47	3.948245088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split32.sparql	1	warmup	1411	3062	19.639270405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split32.sparql	96	stress	1144	3062	2.780403381	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split32.sparql	98	stress	663	3062	165.109323431	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split32.sparql	97	stress	1709	3062	50.997299391000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split97.sparql	1	warmup	1412	3521	36.718337469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split97.sparql	96	stress	883	3521	96.53249118299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split97.sparql	98	stress	1587	3521	46.616677374	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split97.sparql	97	stress	1260	3521	47.041106348	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split25.sparql	1	warmup	1413	3	0.591448478	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split25.sparql	96	stress	985	3	0.602186708	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split25.sparql	98	stress	1632	3	0.355360852	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split25.sparql	97	stress	1495	3	0.535910894	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split66.sparql	1	warmup	1414	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split66.sparql	96	stress	478	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split66.sparql	98	stress	314	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split66.sparql	97	stress	1723	342	24.151086529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split40.sparql	1	warmup	1415	8993	66.810010729	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split40.sparql	96	stress	512	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split40.sparql	98	stress	1811	8993	247.68587113599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split40.sparql	97	stress	1522	8993	226.73193101400003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split0.sparql	1	warmup	1416	1183	43.567582261999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split0.sparql	96	stress	1494	1183	64.21966990600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split0.sparql	98	stress	352	1183	47.027593253999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split0.sparql	97	stress	868	1183	73.260039162	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split8.sparql	1	warmup	1417	2758	49.75644764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split8.sparql	96	stress	177	2758	54.773415846000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split8.sparql	98	stress	1440	2758	58.149951026000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split8.sparql	97	stress	1489	2758	84.57113593800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split67.sparql	1	warmup	1418	2	0.08654921300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split67.sparql	96	stress	996	2	0.062940331	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split67.sparql	98	stress	798	2	0.311857231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split67.sparql	97	stress	983	2	0.317837025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split3.sparql	1	warmup	1419	2757	13.076552802	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split3.sparql	96	stress	171	2757	86.157953804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split3.sparql	98	stress	824	2757	43.00825878	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split3.sparql	97	stress	344	2757	45.136035144	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split81.sparql	1	warmup	1420	0	0.032392219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split81.sparql	96	stress	418	0	0.10867439300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split81.sparql	98	stress	1615	0	0.153227629	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split81.sparql	97	stress	1320	0	0.369722215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split49.sparql	1	warmup	1421	2122	4.703915758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split49.sparql	96	stress	133	2122	63.66647480100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split49.sparql	98	stress	689	2122	34.348848119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split49.sparql	97	stress	566	2122	22.95540915	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split94.sparql	1	warmup	1422	0	4.386469472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split94.sparql	96	stress	949	0	2.0154459719999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split94.sparql	98	stress	876	0	4.19321782	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split94.sparql	97	stress	930	0	0.644619604	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split23.sparql	1	warmup	1423	0	0.778100288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split23.sparql	96	stress	296	0	0.8436852029999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split23.sparql	98	stress	874	0	1.2943195559999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split23.sparql	97	stress	1086	0	1.160665693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split23.sparql	1	warmup	1424	3	0.040256755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split23.sparql	96	stress	278	3	0.905457474	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split23.sparql	98	stress	1478	3	1.032623488	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split23.sparql	97	stress	282	3	0.45554115799999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split26.sparql	1	warmup	1425	207	0.8578371570000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split26.sparql	96	stress	1730	207	40.206587393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split26.sparql	98	stress	1742	207	3.078902217	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split26.sparql	97	stress	1599	207	3.195890149	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split95.sparql	1	warmup	1426	1424	36.321306695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split95.sparql	96	stress	319	1424	11.453390880999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split95.sparql	98	stress	682	1424	52.242132901000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split95.sparql	97	stress	125	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split50.sparql	1	warmup	1427	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split50.sparql	96	stress	711	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split50.sparql	98	stress	292	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split50.sparql	97	stress	884	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split72.sparql	1	warmup	1428	2989	13.573976669	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split72.sparql	96	stress	835	2989	102.527858864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split72.sparql	98	stress	672	2989	63.694544744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split72.sparql	97	stress	490	2989	96.45137975600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split36.sparql	1	warmup	1429	36	1.774903219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split36.sparql	96	stress	628	36	3.520238913	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split36.sparql	98	stress	1945	36	5.521144924000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split36.sparql	97	stress	1573	36	5.922018702000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split50.sparql	1	warmup	1430	2757	1.454753575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split50.sparql	96	stress	1677	2757	75.379686229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split50.sparql	98	stress	1820	2757	87.82220700900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split50.sparql	97	stress	94	2757	88.03133278300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split99.sparql	1	warmup	1431	39	0.245294867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split99.sparql	96	stress	921	39	0.468355495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split99.sparql	98	stress	914	39	0.7761526059999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split99.sparql	97	stress	574	39	0.7673166240000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split36.sparql	1	warmup	1432	322	9.621201135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split36.sparql	96	stress	227	322	37.435316687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split36.sparql	98	stress	1030	322	69.944469289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split36.sparql	97	stress	335	322	20.881473748	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split43.sparql	1	warmup	1433	0	1.118145017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split43.sparql	96	stress	618	0	3.5180118680000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split43.sparql	98	stress	1934	0	6.466291277000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split43.sparql	97	stress	568	0	5.129255174	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split2.sparql	1	warmup	1434	342	58.917624298999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split2.sparql	96	stress	1703	342	29.73170947	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split2.sparql	98	stress	962	342	18.177121897	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split2.sparql	97	stress	1504	342	28.216909282	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split89.sparql	1	warmup	1435	1424	6.839442441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split89.sparql	96	stress	1831	1424	43.30771192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split89.sparql	98	stress	362	1424	239.202054863	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split89.sparql	97	stress	302	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split95.sparql	1	warmup	1436	493	12.926947698	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split95.sparql	96	stress	725	493	43.76516846800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split95.sparql	98	stress	1716	493	28.495132998000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split95.sparql	97	stress	1236	493	18.178621374000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split71.sparql	1	warmup	1437	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split71.sparql	96	stress	1313	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split71.sparql	98	stress	383	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split71.sparql	97	stress	1907	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split24.sparql	1	warmup	1438	2122	8.119957388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split24.sparql	96	stress	367	2122	2.3026361360000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split24.sparql	98	stress	56	2122	56.976147514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split24.sparql	97	stress	1720	2122	42.889693027	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split52.sparql	1	warmup	1439	1900	33.842069233000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split52.sparql	96	stress	1206	1900	79.321254552	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split52.sparql	98	stress	1517	1900	49.05736727	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split52.sparql	97	stress	316	1900	52.176713945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split76.sparql	1	warmup	1440	0	1.230675664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split76.sparql	96	stress	1080	0	1.093385153	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split76.sparql	98	stress	667	0	4.032017727	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split76.sparql	97	stress	635	0	14.329117864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split68.sparql	1	warmup	1441	342	65.597151153	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split68.sparql	96	stress	1406	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split68.sparql	98	stress	1277	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split68.sparql	97	stress	1179	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split12.sparql	1	warmup	1442	114	3.139358674	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split12.sparql	96	stress	700	114	9.61797364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split12.sparql	98	stress	1448	114	38.269953559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split12.sparql	97	stress	693	114	84.77993828	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split64.sparql	1	warmup	1443	103	3.442801133	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split64.sparql	96	stress	238	103	12.925609598	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split64.sparql	98	stress	450	103	14.95526898	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split64.sparql	97	stress	659	103	5.004072253	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split99.sparql	1	warmup	1444	36	0.778517943	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split99.sparql	96	stress	538	36	2.060165109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split99.sparql	98	stress	1735	36	3.5915184289999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split99.sparql	97	stress	1517	36	1.85094811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split52.sparql	1	warmup	1445	930	14.787978592	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split52.sparql	96	stress	461	930	11.944301599000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split52.sparql	98	stress	1377	930	54.058771522	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split52.sparql	97	stress	789	930	14.210119595999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split15.sparql	1	warmup	1446	62	0.925715023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split15.sparql	96	stress	1812	62	3.293510481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split15.sparql	98	stress	1059	62	1.970453749	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split15.sparql	97	stress	1277	62	3.30922577	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split32.sparql	1	warmup	1447	3738	53.249035383	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split32.sparql	96	stress	1326	3738	162.260253469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split32.sparql	98	stress	1825	3738	207.60921891599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split32.sparql	97	stress	1231	3738	75.58266656100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split98.sparql	1	warmup	1448	0	1.122422891	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split98.sparql	96	stress	784	0	1.808727147	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split98.sparql	98	stress	517	0	6.79848431	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split98.sparql	97	stress	154	0	7.280682225	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split36.sparql	1	warmup	1449	1424	12.749399251000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split36.sparql	96	stress	503	1424	266.290132625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split36.sparql	98	stress	1553	1424	7.474905278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split36.sparql	97	stress	586	1424	114.80873957600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split17.sparql	1	warmup	1450	8712	110.271798656	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split17.sparql	96	stress	966	8712	169.97476909399998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split17.sparql	98	stress	933	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split17.sparql	97	stress	779	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split68.sparql	1	warmup	1451	13001	123.466417064	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split68.sparql	96	stress	969	13001	230.502871665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split68.sparql	98	stress	1179	13001	178.459386018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split68.sparql	97	stress	701	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split83.sparql	1	warmup	1452	114	2.798362205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split83.sparql	96	stress	50	114	4.7590457850000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split83.sparql	98	stress	1518	114	0.856224702	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split83.sparql	97	stress	823	114	4.6827590950000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split31.sparql	1	warmup	1453	43	0.126632164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split31.sparql	96	stress	310	43	3.869879767	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split31.sparql	98	stress	2	43	3.341205848	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split31.sparql	97	stress	841	43	2.909907139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split24.sparql	1	warmup	1454	49	0.391793235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split24.sparql	96	stress	761	49	2.2628906580000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split24.sparql	98	stress	1262	49	5.140119071	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split24.sparql	97	stress	661	49	3.505019336	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split16.sparql	1	warmup	1455	0	0.034439466	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split16.sparql	96	stress	577	0	0.084111135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split16.sparql	98	stress	1414	0	0.089442503	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split16.sparql	97	stress	1817	0	0.248669553	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split34.sparql	1	warmup	1456	38	0.13493508099999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split34.sparql	96	stress	252	38	7.244370405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split34.sparql	98	stress	700	38	2.162539249	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split34.sparql	97	stress	281	38	2.0542653090000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split27.sparql	1	warmup	1457	1088	6.689976884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split27.sparql	96	stress	287	1088	56.654229011999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split27.sparql	98	stress	707	1088	81.591484173	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split27.sparql	97	stress	843	1088	79.005356811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split66.sparql	1	warmup	1458	70	0.81444891	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split66.sparql	96	stress	101	70	5.787358908	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split66.sparql	98	stress	63	70	4.887061473999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split66.sparql	97	stress	712	70	4.486060083	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split65.sparql	1	warmup	1459	2	0.027876684	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split65.sparql	96	stress	1897	2	0.036630562	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split65.sparql	98	stress	1891	2	0.210747093	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split65.sparql	97	stress	910	2	0.245368344	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split45.sparql	1	warmup	1460	3	0.040761838	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split45.sparql	96	stress	1991	3	0.625835267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split45.sparql	98	stress	457	3	0.5924283220000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split45.sparql	97	stress	1255	3	0.287219058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split47.sparql	1	warmup	1461	1424	4.693435741	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split47.sparql	96	stress	63	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split47.sparql	98	stress	845	1424	6.165653183000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split47.sparql	97	stress	213	1424	7.135235388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split14.sparql	1	warmup	1462	1424	4.408453945	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split14.sparql	96	stress	149	1424	16.162175087999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split14.sparql	98	stress	918	1424	18.18828195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split14.sparql	97	stress	1905	1424	7.782502475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split89.sparql	1	warmup	1463	976	2.63759047	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split89.sparql	96	stress	1867	976	37.191051264	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split89.sparql	98	stress	522	976	90.05703188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split89.sparql	97	stress	1702	976	1.4500984920000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split76.sparql	1	warmup	1464	2072	8.574547488	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split76.sparql	96	stress	686	2072	48.132241751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split76.sparql	98	stress	1088	2072	32.237875608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split76.sparql	97	stress	1200	2072	54.899410718	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split58.sparql	1	warmup	1465	1474	9.861656549	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split58.sparql	96	stress	690	1474	59.284565869	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split58.sparql	98	stress	535	1474	53.074372204	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split58.sparql	97	stress	1830	1474	66.086771399	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split91.sparql	1	warmup	1466	120	1.270876663	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split91.sparql	96	stress	1538	120	13.332078323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split91.sparql	98	stress	1957	120	11.898777094000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split91.sparql	97	stress	73	120	13.98151715	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split55.sparql	1	warmup	1467	4359	7.46896694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split55.sparql	96	stress	403	4359	66.69902660000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split55.sparql	98	stress	432	4359	82.40465296800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split55.sparql	97	stress	161	4359	49.089183397	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split72.sparql	1	warmup	1468	342	17.538317643	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split72.sparql	96	stress	352	342	23.939222811	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split72.sparql	98	stress	1730	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split72.sparql	97	stress	1221	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split92.sparql	1	warmup	1469	1424	4.507624106000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split92.sparql	96	stress	1114	1424	217.39318394400001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split92.sparql	98	stress	275	1424	7.14510888	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split92.sparql	97	stress	1069	1424	39.123784330999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split33.sparql	1	warmup	1470	480	2.346718316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split33.sparql	96	stress	1430	480	8.171616247000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split33.sparql	98	stress	345	480	8.240383623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split33.sparql	97	stress	298	480	14.024890818	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split34.sparql	1	warmup	1471	1424	4.525803371	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split34.sparql	96	stress	120	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split34.sparql	98	stress	1475	1424	6.878892837	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split34.sparql	97	stress	557	1424	111.825391616	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split46.sparql	1	warmup	1472	4564	6.5813969089999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split46.sparql	96	stress	1076	4564	83.611132033	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split46.sparql	98	stress	61	4564	43.28017491600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split46.sparql	97	stress	1949	4564	117.25527529200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split26.sparql	1	warmup	1473	2442	13.112048131	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split26.sparql	96	stress	746	2442	137.34888976699995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split26.sparql	98	stress	657	2442	107.661721962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split26.sparql	97	stress	1288	2442	61.365613014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split23.sparql	1	warmup	1474	25	0.046924025999999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split23.sparql	96	stress	1352	25	0.604014952	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split23.sparql	98	stress	743	25	0.265675734	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split23.sparql	97	stress	1766	25	1.508069231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split55.sparql	1	warmup	1475	50	0.301162428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split55.sparql	96	stress	1530	50	5.1375453460000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split55.sparql	98	stress	1175	50	11.85845255	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split55.sparql	97	stress	1550	50	5.5227779250000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split75.sparql	1	warmup	1476	0	0.025975509	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split75.sparql	96	stress	540	0	0.407114783	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split75.sparql	98	stress	1867	0	0.093667689	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split75.sparql	97	stress	1582	0	0.367647658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split45.sparql	1	warmup	1477	0	0.032248611	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split45.sparql	96	stress	638	0	0.14815873999999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split45.sparql	98	stress	5	0	0.153933396	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split45.sparql	97	stress	923	0	0.06920789299999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split41.sparql	1	warmup	1478	342	17.995711447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split41.sparql	96	stress	191	342	20.925206277	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split41.sparql	98	stress	1868	342	75.67039088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split41.sparql	97	stress	1315	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split55.sparql	1	warmup	1479	6	0.038182135	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split55.sparql	96	stress	1814	6	0.5137194589999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split55.sparql	98	stress	796	6	0.604064252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split55.sparql	97	stress	837	6	0.7505538740000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split39.sparql	1	warmup	1480	342	17.058262829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split39.sparql	96	stress	1853	342	51.942752733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split39.sparql	98	stress	192	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split39.sparql	97	stress	215	342	28.208933884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split48.sparql	1	warmup	1481	5	0.044615539	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split48.sparql	96	stress	1674	5	1.5139836000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split48.sparql	98	stress	1343	5	0.6790804770000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split48.sparql	97	stress	1135	5	0.679850957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split59.sparql	1	warmup	1482	26	0.148706104	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split59.sparql	96	stress	151	26	2.41533793	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split59.sparql	98	stress	888	26	4.00662916	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split59.sparql	97	stress	623	26	6.994924041	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split79.sparql	1	warmup	1483	0	0.033155434	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split79.sparql	96	stress	1719	0	0.114500159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split79.sparql	98	stress	650	0	0.265274909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split79.sparql	97	stress	59	0	0.062401186	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split58.sparql	1	warmup	1484	0	0.762770187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split58.sparql	96	stress	8	0	16.23513646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split58.sparql	98	stress	1948	0	2.9775952180000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split58.sparql	97	stress	1108	0	3.528816555	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split9.sparql	1	warmup	1485	26586	74.20793442799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split9.sparql	96	stress	322	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split9.sparql	98	stress	1375	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split9.sparql	97	stress	1687	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split8.sparql	1	warmup	1486	14	0.042674580999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split8.sparql	96	stress	467	14	0.388101804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split8.sparql	98	stress	1085	14	0.203883676	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split8.sparql	97	stress	801	14	0.448289783	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split73.sparql	1	warmup	1487	6513	24.21024699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split73.sparql	96	stress	162	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split73.sparql	98	stress	1232	6513	9.398090398999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split73.sparql	97	stress	1778	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split35.sparql	1	warmup	1488	342	16.696159632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split35.sparql	96	stress	1542	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split35.sparql	98	stress	430	342	202.343595015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split35.sparql	97	stress	1735	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split80.sparql	1	warmup	1489	2875	6.531220021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split80.sparql	96	stress	286	2875	52.901923471	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split80.sparql	98	stress	567	2875	115.18701484399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split80.sparql	97	stress	129	2875	79.880733834	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split86.sparql	1	warmup	1490	0	0.7397056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split86.sparql	96	stress	814	0	1.071093679	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split86.sparql	98	stress	219	0	11.459828475999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split86.sparql	97	stress	1032	0	1.277871635	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split30.sparql	1	warmup	1491	10	0.501926054	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split30.sparql	96	stress	1612	10	4.077918038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split30.sparql	98	stress	1972	10	3.853154426	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split30.sparql	97	stress	880	10	5.611421797999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split96.sparql	1	warmup	1492	8	0.050507745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split96.sparql	96	stress	522	8	1.68007068	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split96.sparql	98	stress	606	8	1.4621726019999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split96.sparql	97	stress	559	8	1.162491744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split60.sparql	1	warmup	1493	342	16.702240075000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split60.sparql	96	stress	1727	342	229.04489899799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split60.sparql	98	stress	1536	342	26.068973999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split60.sparql	97	stress	692	342	37.334305809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split61.sparql	1	warmup	1494	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split61.sparql	96	stress	1996	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split61.sparql	98	stress	767	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split61.sparql	97	stress	1459	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split70.sparql	1	warmup	1495	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split70.sparql	96	stress	321	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split70.sparql	98	stress	1061	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split70.sparql	97	stress	1281	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split13.sparql	1	warmup	1496	4417	22.230170546999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split13.sparql	96	stress	1108	4417	114.97892369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split13.sparql	98	stress	1129	4417	111.76865202100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split13.sparql	97	stress	1874	4417	35.802982402000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split39.sparql	1	warmup	1497	42063279	249.240944549	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split39.sparql	96	stress	121	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split39.sparql	98	stress	130	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split39.sparql	97	stress	1008	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split15.sparql	1	warmup	1498	8712	27.789644643000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split15.sparql	96	stress	1986	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split15.sparql	98	stress	294	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split15.sparql	97	stress	724	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split45.sparql	1	warmup	1499	10	0.5041252079999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split45.sparql	96	stress	1343	10	3.9466089319999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split45.sparql	98	stress	1060	10	1.961901629	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split45.sparql	97	stress	1257	10	0.720265205	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split26.sparql	1	warmup	1500	26	1.544973925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split26.sparql	96	stress	1455	26	2.930711199	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split26.sparql	98	stress	435	26	3.0642430739999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split26.sparql	97	stress	726	26	5.953841314	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split3.sparql	1	warmup	1501	0	0.034780900000000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split3.sparql	96	stress	52	0	0.191277014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split3.sparql	98	stress	394	0	0.244559452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split3.sparql	97	stress	662	0	0.08599718199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split77.sparql	1	warmup	1502	0	49.421443482	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split77.sparql	96	stress	543	0	3.5344809219999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split77.sparql	98	stress	1470	0	122.48633113700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split77.sparql	97	stress	1883	0	1.470890174	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split58.sparql	1	warmup	1503	29	0.6643245870000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split58.sparql	96	stress	1008	29	1.6450893219999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split58.sparql	98	stress	213	29	3.984905657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split58.sparql	97	stress	1991	29	3.291949399	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split7.sparql	1	warmup	1504	8712	0.782221355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split7.sparql	96	stress	1496	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split7.sparql	98	stress	1613	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split7.sparql	97	stress	727	8712	46.025680256	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split82.sparql	1	warmup	1505	0	0.033075645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split82.sparql	96	stress	1821	0	0.23116025	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split82.sparql	98	stress	676	0	0.117352544	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split82.sparql	97	stress	780	0	0.053848253	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split5.sparql	1	warmup	1506	5788	25.781383964	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split5.sparql	96	stress	413	5788	187.26141957099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split5.sparql	98	stress	653	5788	200.57102237799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split5.sparql	97	stress	331	5788	100.77236793700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split44.sparql	1	warmup	1507	1153	24.422802735999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split44.sparql	96	stress	410	1153	44.994821016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split44.sparql	98	stress	1304	1153	16.083087116999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split44.sparql	97	stress	828	1153	74.432626809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split53.sparql	1	warmup	1508	342	276.72232868	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split53.sparql	96	stress	859	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split53.sparql	98	stress	1627	342	24.086788503	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split53.sparql	97	stress	1609	342	22.348220492	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split9.sparql	1	warmup	1509	46	0.062988479	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split9.sparql	96	stress	315	46	1.432166245	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split9.sparql	98	stress	1721	46	0.625568414	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split9.sparql	97	stress	534	46	0.479674152	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split90.sparql	1	warmup	1510	5846	17.973011596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split90.sparql	96	stress	1197	5846	175.24541380800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split90.sparql	98	stress	1320	5846	133.875811652	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split90.sparql	97	stress	898	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split73.sparql	1	warmup	1511	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split73.sparql	96	stress	1764	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split73.sparql	98	stress	1896	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split73.sparql	97	stress	256	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split47.sparql	1	warmup	1512	1	0.107861943	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split47.sparql	96	stress	1358	1	0.381034353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split47.sparql	98	stress	1334	1	0.406023689	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split47.sparql	97	stress	1050	1	0.36942310799999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split62.sparql	1	warmup	1513	5	0.236657132	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split62.sparql	96	stress	1141	5	0.557781027	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split62.sparql	98	stress	1864	5	0.631993645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split62.sparql	97	stress	761	5	0.420194334	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split76.sparql	1	warmup	1514	830	30.219212278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split76.sparql	96	stress	997	830	8.392125335000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split76.sparql	98	stress	113	830	7.865740007999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split76.sparql	97	stress	1924	830	7.0194490830000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split48.sparql	1	warmup	1515	10	0.20489282399999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split48.sparql	96	stress	241	10	0.655258769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split48.sparql	98	stress	877	10	0.16344649	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split48.sparql	97	stress	1286	10	0.47278817100000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split48.sparql	1	warmup	1516	4417	36.514206687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split48.sparql	96	stress	1353	4417	154.45986614900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split48.sparql	98	stress	909	4417	109.76301732700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split48.sparql	97	stress	995	4417	70.81860826900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split6.sparql	1	warmup	1517	64	12.595449183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split6.sparql	96	stress	1554	64	33.873838788	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split6.sparql	98	stress	1452	64	1.3817279370000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split6.sparql	97	stress	603	64	1.139028857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split31.sparql	1	warmup	1518	37	0.299967472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split31.sparql	96	stress	187	37	0.834125535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split31.sparql	98	stress	972	37	0.23734312100000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split31.sparql	97	stress	1963	37	0.928200792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split18.sparql	1	warmup	1519	347	15.742461877	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split18.sparql	96	stress	298	347	10.437120293	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split18.sparql	98	stress	86	347	11.46288433	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split18.sparql	97	stress	360	347	20.875318768	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split28.sparql	1	warmup	1520	97	5.150651423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split28.sparql	96	stress	1046	97	14.207783074000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split28.sparql	98	stress	1330	97	8.179775775	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split28.sparql	97	stress	177	97	15.567875942	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split9.sparql	1	warmup	1521	0	42.55841197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split9.sparql	96	stress	1599	0	21.697663155999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split9.sparql	98	stress	1215	0	1.247057055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split9.sparql	97	stress	549	0	1.5501385399999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split56.sparql	1	warmup	1522	16	0.15247863	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split56.sparql	96	stress	1638	16	0.093339978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split56.sparql	98	stress	359	16	0.846445456	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split56.sparql	97	stress	1588	16	0.632671213	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split39.sparql	1	warmup	1523	34	0.8266523790000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split39.sparql	96	stress	1547	34	2.5406890790000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split39.sparql	98	stress	1679	34	0.173620551	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split39.sparql	97	stress	680	34	2.610005728	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split89.sparql	1	warmup	1524	2263	22.122958792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split89.sparql	96	stress	787	2263	68.892121405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split89.sparql	98	stress	1842	2263	141.452199024	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split89.sparql	97	stress	1096	2263	33.649685755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split30.sparql	1	warmup	1525	1424	126.62283607200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split30.sparql	96	stress	1613	1424	7.974267707999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split30.sparql	98	stress	1962	1424	5.834103386000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split30.sparql	97	stress	157	1424	29.052322162	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split47.sparql	1	warmup	1526	2218	14.175309833	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split47.sparql	96	stress	756	2218	71.53323304000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split47.sparql	98	stress	1520	2218	68.17010396799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split47.sparql	97	stress	714	2218	40.063828668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split41.sparql	1	warmup	1527	5386	25.490878668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split41.sparql	96	stress	370	5386	158.44812197299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split41.sparql	98	stress	1438	5386	118.018723264	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split41.sparql	97	stress	1611	5386	150.47954809200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split61.sparql	1	warmup	1528	5994	14.963214192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split61.sparql	96	stress	1855	5994	222.36340429400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split61.sparql	98	stress	1670	5994	179.627814535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split61.sparql	97	stress	50	5994	219.74493938700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split69.sparql	1	warmup	1529	184	1.959338295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split69.sparql	96	stress	998	184	8.705911422	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split69.sparql	98	stress	1082	184	6.0676924329999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split69.sparql	97	stress	640	184	9.849966259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split16.sparql	1	warmup	1530	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split16.sparql	96	stress	1771	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split16.sparql	98	stress	1607	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split16.sparql	97	stress	920	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split80.sparql	1	warmup	1531	42063279	263.1584571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split80.sparql	96	stress	683	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split80.sparql	98	stress	1198	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split80.sparql	97	stress	165	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split1.sparql	1	warmup	1532	493	13.372437114	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split1.sparql	96	stress	1261	493	8.360585358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split1.sparql	98	stress	506	493	22.676435866	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split1.sparql	97	stress	577	493	18.268691922000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split46.sparql	1	warmup	1533	5804	23.437694561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split46.sparql	96	stress	1493	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split46.sparql	98	stress	21	5804	177.70415863099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split46.sparql	97	stress	921	5804	126.69722252700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split80.sparql	1	warmup	1534	42	0.28784516200000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split80.sparql	96	stress	1508	42	2.154603682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split80.sparql	98	stress	1535	42	6.5612616710000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split80.sparql	97	stress	1019	42	3.1363695870000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split59.sparql	1	warmup	1535	1424	78.378315637	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split59.sparql	96	stress	1799	1424	233.27853300900003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split59.sparql	98	stress	800	1424	18.842871192	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split59.sparql	97	stress	1483	1424	6.6673523470000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split90.sparql	1	warmup	1536	2856	26.43328969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split90.sparql	96	stress	647	2856	148.659158023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split90.sparql	98	stress	548	2856	96.00604919700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split90.sparql	97	stress	1801	2856	92.13200366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split34.sparql	1	warmup	1537	2856	0.617402417	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split34.sparql	96	stress	48	2856	80.453024821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split34.sparql	98	stress	1031	2856	193.130394006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split34.sparql	97	stress	794	2856	60.909677644000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split19.sparql	1	warmup	1538	42063279	195.32819047200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split19.sparql	96	stress	596	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split19.sparql	98	stress	562	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split19.sparql	97	stress	1282	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split29.sparql	1	warmup	1539	2	0.028401377000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split29.sparql	96	stress	431	2	0.113218011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split29.sparql	98	stress	1903	2	0.201157345	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split29.sparql	97	stress	988	2	0.47204764299999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split78.sparql	1	warmup	1540	56	0.26179049800000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split78.sparql	96	stress	629	56	2.127866072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split78.sparql	98	stress	1315	56	1.6001133749999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split78.sparql	97	stress	12	56	4.007839599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split59.sparql	1	warmup	1541	342	257.336132308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split59.sparql	96	stress	1468	342	138.851967027	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split59.sparql	98	stress	57	342	30.590845366999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split59.sparql	97	stress	1815	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split34.sparql	1	warmup	1542	6	0.064219326	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split34.sparql	96	stress	712	6	0.8591652340000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split34.sparql	98	stress	1340	6	0.590674056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split34.sparql	97	stress	332	6	0.37731431299999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split58.sparql	1	warmup	1543	29	0.770049687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split58.sparql	96	stress	1071	29	6.659184519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split58.sparql	98	stress	15	29	6.188140412999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split58.sparql	97	stress	86	29	5.431987922	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split83.sparql	1	warmup	1544	31	0.062992929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split83.sparql	96	stress	488	31	0.9903395629999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split83.sparql	98	stress	1602	31	1.568240916	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split83.sparql	97	stress	1487	31	1.174465483	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split20.sparql	1	warmup	1545	2	0.041620673999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split20.sparql	96	stress	668	2	0.340284731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split20.sparql	98	stress	569	2	0.6942006300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split20.sparql	97	stress	1760	2	0.9138434870000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split27.sparql	1	warmup	1546	26082	113.458763019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split27.sparql	96	stress	1308	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split27.sparql	98	stress	583	26082	237.209444979	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split27.sparql	97	stress	1968	26082	10.060067657000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split78.sparql	1	warmup	1547	2072	17.555284841	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split78.sparql	96	stress	554	2072	27.865414598	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split78.sparql	98	stress	495	2072	37.475343681999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split78.sparql	97	stress	64	2072	15.897241725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split52.sparql	1	warmup	1548	13001	57.02142545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split52.sparql	96	stress	1800	13001	127.06734358799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split52.sparql	98	stress	483	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split52.sparql	97	stress	1326	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split46.sparql	1	warmup	1549	6513	28.729462294	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split46.sparql	96	stress	1250	6513	163.973462912	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split46.sparql	98	stress	1963	6513	220.389576952	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split46.sparql	97	stress	953	6513	138.15438605100002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split33.sparql	1	warmup	1550	3730	15.383602545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split33.sparql	96	stress	1699	3730	16.633304826	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split33.sparql	98	stress	444	3730	79.207021012	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split33.sparql	97	stress	1360	3730	81.007193587	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split76.sparql	1	warmup	1551	0	17.179103706000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split76.sparql	96	stress	559	0	0.6433617359999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split76.sparql	98	stress	267	0	81.79864150899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split76.sparql	97	stress	23	0	2.882915929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split77.sparql	1	warmup	1552	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split77.sparql	96	stress	1777	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split77.sparql	98	stress	1703	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split77.sparql	97	stress	1832	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split57.sparql	1	warmup	1553	10	0.364408556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split57.sparql	96	stress	1410	10	1.53013084	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split57.sparql	98	stress	486	10	1.1156316579999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split57.sparql	97	stress	671	10	0.921948732	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split78.sparql	1	warmup	1554	5869	62.318419322	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split78.sparql	96	stress	1796	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split78.sparql	98	stress	1707	5869	248.831998493	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split78.sparql	97	stress	1808	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split53.sparql	1	warmup	1555	44	0.28540298000000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split53.sparql	96	stress	841	44	1.038394316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split53.sparql	98	stress	1743	44	1.1122042799999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split53.sparql	97	stress	204	44	2.486857449	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split47.sparql	1	warmup	1556	6012	61.105494707	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split47.sparql	96	stress	1711	6012	107.86557168200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split47.sparql	98	stress	1214	6012	103.550354406	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split47.sparql	97	stress	851	6012	212.92584195400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split32.sparql	1	warmup	1557	5893	55.535839401000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split32.sparql	96	stress	1637	5893	294.528880424	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split32.sparql	98	stress	1554	5893	187.39079273599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split32.sparql	97	stress	1355	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split95.sparql	1	warmup	1558	9	0.21446019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split95.sparql	96	stress	972	9	0.478364479	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split95.sparql	98	stress	710	9	1.9292995519999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split95.sparql	97	stress	1970	9	0.890186715	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split15.sparql	1	warmup	1559	5938	53.68101909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split15.sparql	96	stress	1773	5938	183.313387199	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split15.sparql	98	stress	438	5938	191.011010295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split15.sparql	97	stress	1129	5938	196.339502535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split21.sparql	1	warmup	1560	1424	99.4883568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split21.sparql	96	stress	158	1424	7.4830275849999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split21.sparql	98	stress	1507	1424	12.950612825999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split21.sparql	97	stress	1645	1424	254.94849598599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split56.sparql	1	warmup	1561	69	5.385522654000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split56.sparql	96	stress	510	69	17.16433954	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split56.sparql	98	stress	1367	69	3.850627325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split56.sparql	97	stress	627	69	13.25179292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split90.sparql	1	warmup	1562	1571	14.739412522	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split90.sparql	96	stress	1865	1571	60.212822769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split90.sparql	98	stress	1724	1571	14.450620065	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split90.sparql	97	stress	58	1571	10.896985196	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split97.sparql	1	warmup	1563	269	7.563867719	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split97.sparql	96	stress	138	269	35.820064608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split97.sparql	98	stress	1382	269	24.86929028	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split97.sparql	97	stress	21	269	21.650615688000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split72.sparql	1	warmup	1564	797	10.619615262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split72.sparql	96	stress	608	797	27.254005122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split72.sparql	98	stress	1226	797	26.616734516999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split72.sparql	97	stress	1904	797	53.639636968999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split38.sparql	1	warmup	1565	3380	22.978677049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split38.sparql	96	stress	288	3380	95.299514601	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split38.sparql	98	stress	490	3380	71.815322324	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split38.sparql	97	stress	935	3380	51.42562572600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split76.sparql	1	warmup	1566	10	1.84068147	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split76.sparql	96	stress	447	10	2.452823333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split76.sparql	98	stress	1117	10	2.471609517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split76.sparql	97	stress	1680	10	7.503368899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split82.sparql	1	warmup	1567	1562	11.044883925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split82.sparql	96	stress	1980	1562	37.427554617	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split82.sparql	98	stress	894	1562	46.298232268999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split82.sparql	97	stress	1872	1562	14.845399080999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split22.sparql	1	warmup	1568	3380	1.111127121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split22.sparql	96	stress	754	3380	97.77088165100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split22.sparql	98	stress	252	3380	56.14786251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split22.sparql	97	stress	1648	3380	116.97002344100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split19.sparql	1	warmup	1569	32	0.14741201799999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split19.sparql	96	stress	857	32	0.7008607	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split19.sparql	98	stress	1738	32	0.7923618649999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split19.sparql	97	stress	1758	32	1.073174151	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split12.sparql	1	warmup	1570	36	1.144133667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split12.sparql	96	stress	1056	36	4.3296790540000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split12.sparql	98	stress	1351	36	3.8189322989999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split12.sparql	97	stress	231	36	12.765067668	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split68.sparql	1	warmup	1571	26	0.855708928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split68.sparql	96	stress	153	26	0.140290184	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split68.sparql	98	stress	255	26	9.488019988	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split68.sparql	97	stress	1138	26	1.514890298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split60.sparql	1	warmup	1572	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split60.sparql	96	stress	1306	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split60.sparql	98	stress	915	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split60.sparql	97	stress	1203	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split50.sparql	1	warmup	1573	26082	269.56247720700003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split50.sparql	96	stress	516	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split50.sparql	98	stress	975	26082	24.627932253	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split50.sparql	97	stress	1378	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split40.sparql	1	warmup	1574	948	8.369080038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split40.sparql	96	stress	526	948	48.599313824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split40.sparql	98	stress	825	948	34.856966315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split40.sparql	97	stress	1980	948	27.918308328000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split69.sparql	1	warmup	1575	26082	8.610383178	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split69.sparql	96	stress	732	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split69.sparql	98	stress	1441	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split69.sparql	97	stress	1661	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split63.sparql	1	warmup	1576	10	1.4769630850000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split63.sparql	96	stress	1785	10	1.954048365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split63.sparql	98	stress	1296	10	1.852183055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split63.sparql	97	stress	1291	10	3.252593068	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split81.sparql	1	warmup	1577	9	1.0243657879999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split81.sparql	96	stress	24	9	0.549649552	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split81.sparql	98	stress	1712	9	0.45194047299999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split81.sparql	97	stress	1343	9	0.5240234850000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split54.sparql	1	warmup	1578	209	7.630218708999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split54.sparql	96	stress	1361	209	14.530961686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split54.sparql	98	stress	779	209	17.278724884000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split54.sparql	97	stress	1859	209	1.197488687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split91.sparql	1	warmup	1579	342	294.90184932799997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split91.sparql	96	stress	1631	342	296.498306054	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split91.sparql	98	stress	1294	342	22.257419746999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split91.sparql	97	stress	287	342	27.753512447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split55.sparql	1	warmup	1580	4	0.034460554000000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split55.sparql	96	stress	1082	4	0.337687351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split55.sparql	98	stress	208	4	0.427362526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split55.sparql	97	stress	510	4	0.149168408	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split14.sparql	1	warmup	1581	1523	6.762746076	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split14.sparql	96	stress	1982	1523	60.079588202	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split14.sparql	98	stress	776	1523	108.937548194	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split14.sparql	97	stress	366	1523	78.253854464	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split0.sparql	1	warmup	1582	2495	13.267820607	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split0.sparql	96	stress	363	2495	28.297920241	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split0.sparql	98	stress	594	2495	79.23522692499998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split0.sparql	97	stress	1999	2495	44.785348022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split90.sparql	1	warmup	1583	209	1.047467502	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split90.sparql	96	stress	425	209	15.310658612000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split90.sparql	98	stress	160	209	46.147557619	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split90.sparql	97	stress	1471	209	39.606659104	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split91.sparql	1	warmup	1584	16363	19.864794758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split91.sparql	96	stress	904	16363	91.864544346	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split91.sparql	98	stress	683	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split91.sparql	97	stress	486	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split8.sparql	1	warmup	1585	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split8.sparql	96	stress	1439	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split8.sparql	98	stress	427	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split8.sparql	97	stress	1243	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split78.sparql	1	warmup	1586	463	8.289252958999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split78.sparql	96	stress	1623	463	18.160127855	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split78.sparql	98	stress	1696	463	8.986675346	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split78.sparql	97	stress	3	463	23.509092018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split56.sparql	1	warmup	1587	0	0.040007279	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split56.sparql	96	stress	1102	0	0.44907292299999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split56.sparql	98	stress	734	0	0.196281165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split56.sparql	97	stress	225	0	0.236851758	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split14.sparql	1	warmup	1588	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split14.sparql	96	stress	1249	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split14.sparql	98	stress	1519	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split14.sparql	97	stress	1340	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split48.sparql	1	warmup	1589	0	81.729123441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split48.sparql	96	stress	398	0	2.392870604	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split48.sparql	98	stress	1589	0	1.1624870379999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split48.sparql	97	stress	585	0	2.0485719	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split76.sparql	1	warmup	1590	16363	148.00749199	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split76.sparql	96	stress	1826	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split76.sparql	98	stress	422	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split76.sparql	97	stress	1641	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split8.sparql	1	warmup	1591	29	4.465889319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split8.sparql	96	stress	1495	29	10.215125049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split8.sparql	98	stress	775	29	16.131003869	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split8.sparql	97	stress	1329	29	9.645604469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split86.sparql	1	warmup	1592	2351	46.209893523000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split86.sparql	96	stress	770	2351	31.281348368000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split86.sparql	98	stress	1532	2351	95.774346559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split86.sparql	97	stress	1563	2351	103.661775905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split39.sparql	1	warmup	1593	1237	28.114803394000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split39.sparql	96	stress	1281	1237	59.090005171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split39.sparql	98	stress	1521	1237	39.084496745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split39.sparql	97	stress	438	1237	34.636843353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split17.sparql	1	warmup	1594	26586	41.949791252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split17.sparql	96	stress	926	26586	269.813594038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split17.sparql	98	stress	797	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split17.sparql	97	stress	369	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split85.sparql	1	warmup	1595	1424	113.41277048399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split85.sparql	96	stress	405	1424	267.420442267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split85.sparql	98	stress	1258	1424	6.457687022999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split85.sparql	97	stress	445	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split36.sparql	1	warmup	1596	0	0.199480359	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split36.sparql	96	stress	514	0	0.448404739	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split36.sparql	98	stress	1524	0	1.672262382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split36.sparql	97	stress	986	0	0.5264675679999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split94.sparql	1	warmup	1597	207	6.1096009229999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split94.sparql	96	stress	1562	207	2.082929881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split94.sparql	98	stress	891	207	50.892845342	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split94.sparql	97	stress	745	207	4.1922224770000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split63.sparql	1	warmup	1598	2315	9.602912711	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split63.sparql	96	stress	65	2315	77.33758575499998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split63.sparql	98	stress	1017	2315	32.434324486	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split63.sparql	97	stress	1856	2315	33.55643652200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split76.sparql	1	warmup	1599	61	0.8305749990000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split76.sparql	96	stress	1795	61	18.426967721	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split76.sparql	98	stress	1460	61	8.713339451	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split76.sparql	97	stress	1898	61	15.932114609000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split4.sparql	1	warmup	1600	1424	4.7046444460000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split4.sparql	96	stress	218	1424	23.651477989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split4.sparql	98	stress	198	1424	14.49083155	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split4.sparql	97	stress	847	1424	18.593501509000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split66.sparql	1	warmup	1601	17	0.434831884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split66.sparql	96	stress	1319	17	2.10717285	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split66.sparql	98	stress	453	17	3.58722355	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split66.sparql	97	stress	1186	17	2.576058403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split19.sparql	1	warmup	1602	0	0.031458156	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split19.sparql	96	stress	1959	0	0.154283402	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split19.sparql	98	stress	1291	0	0.065431325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split19.sparql	97	stress	240	0	0.11832156699999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split85.sparql	1	warmup	1603	2864	20.676746289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split85.sparql	96	stress	381	2864	74.265012187	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split85.sparql	98	stress	1947	2864	98.637280349	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split85.sparql	97	stress	1105	2864	74.62859220600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split86.sparql	1	warmup	1604	0	5.678347037999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split86.sparql	96	stress	146	0	2.397154079	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split86.sparql	98	stress	1317	0	1.5763777090000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split86.sparql	97	stress	950	0	1.415692626	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split93.sparql	1	warmup	1605	13001	49.580222203999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split93.sparql	96	stress	773	13001	228.143659233	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split93.sparql	98	stress	1777	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split93.sparql	97	stress	497	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split20.sparql	1	warmup	1606	2122	7.125360477999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split20.sparql	96	stress	1559	2122	48.888716398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split20.sparql	98	stress	854	2122	34.912175411999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split20.sparql	97	stress	1816	2122	60.480325201999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split36.sparql	1	warmup	1607	3756	12.249707653	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split36.sparql	96	stress	232	3756	102.414023794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split36.sparql	98	stress	847	3756	93.55403466	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split36.sparql	97	stress	221	3756	140.606237175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split59.sparql	1	warmup	1608	969	1.349317497	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split59.sparql	96	stress	953	969	1.666597425	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split59.sparql	98	stress	679	969	0.695410779	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split59.sparql	97	stress	1118	969	73.662656368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split77.sparql	1	warmup	1609	0	3.606942503	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split77.sparql	96	stress	1987	0	35.161995372	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split77.sparql	98	stress	1276	0	18.860525447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split77.sparql	97	stress	836	0	1.295092079	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split10.sparql	1	warmup	1610	1424	4.656419347	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split10.sparql	96	stress	1068	1424	6.3798835600000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split10.sparql	98	stress	921	1424	7.101328393999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split10.sparql	97	stress	133	1424	24.31250657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split82.sparql	1	warmup	1611	9	0.36362819799999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split82.sparql	96	stress	884	9	0.613040539	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split82.sparql	98	stress	1435	9	0.603542964	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split82.sparql	97	stress	1063	9	0.360205155	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split53.sparql	1	warmup	1612	4	0.079515513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split53.sparql	96	stress	1273	4	0.126510406	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split53.sparql	98	stress	29	4	0.43479201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split53.sparql	97	stress	96	4	1.205332494	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split41.sparql	1	warmup	1613	32	0.050499538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split41.sparql	96	stress	1456	32	0.587645337	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split41.sparql	98	stress	1801	32	2.090833326	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split41.sparql	97	stress	1031	32	2.2838854470000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split82.sparql	1	warmup	1614	218	1.863422839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split82.sparql	96	stress	1419	218	7.376106377999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split82.sparql	98	stress	910	218	13.362863196	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split82.sparql	97	stress	78	218	16.490822876	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split71.sparql	1	warmup	1615	840	1.216713575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split71.sparql	96	stress	790	840	3.8764006689999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split71.sparql	98	stress	1682	840	6.277559731999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split71.sparql	97	stress	1516	840	23.44546903	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split20.sparql	1	warmup	1616	342	228.711638118	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split20.sparql	96	stress	1564	342	26.544944168	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split20.sparql	98	stress	176	342	137.18720652899998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split20.sparql	97	stress	1914	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split17.sparql	1	warmup	1617	1424	4.680667231999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split17.sparql	96	stress	858	1424	280.641553403	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split17.sparql	98	stress	630	1424	78.006049855	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split17.sparql	97	stress	22	1424	7.226309118	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split24.sparql	1	warmup	1618	342	17.37922055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split24.sparql	96	stress	565	342	23.629958913000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split24.sparql	98	stress	1418	342	27.966631889000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split24.sparql	97	stress	423	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split23.sparql	1	warmup	1619	342	16.294069733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split23.sparql	96	stress	289	342	21.411596787	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split23.sparql	98	stress	789	342	289.96326793099996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split23.sparql	97	stress	1064	342	21.898304261999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split97.sparql	1	warmup	1620	0	0.043044879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split97.sparql	96	stress	779	0	0.079371003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split97.sparql	98	stress	230	0	0.10099482300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split97.sparql	97	stress	448	0	0.17237796600000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split75.sparql	1	warmup	1621	49	0.248934793	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split75.sparql	96	stress	1440	49	4.934152962	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split75.sparql	98	stress	1642	49	4.031820896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split75.sparql	97	stress	1877	49	1.641552731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split86.sparql	1	warmup	1622	21	0.078277445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split86.sparql	96	stress	297	21	0.038757018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split86.sparql	98	stress	1787	21	2.963979176	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split86.sparql	97	stress	1888	21	0.81521546	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split84.sparql	1	warmup	1623	1424	4.445988538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split84.sparql	96	stress	1330	1424	61.269832626	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split84.sparql	98	stress	1396	1424	75.172219461	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split84.sparql	97	stress	752	1424	243.986306353	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split98.sparql	1	warmup	1624	2321	7.08376164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split98.sparql	96	stress	673	2321	32.581510857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split98.sparql	98	stress	1297	2321	20.826880043000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split98.sparql	97	stress	296	2321	80.171631717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split89.sparql	1	warmup	1625	2579	6.457834713	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split89.sparql	96	stress	1978	2579	63.911200273999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split89.sparql	98	stress	295	2579	151.88914713600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split89.sparql	97	stress	1415	2579	41.678769921	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split13.sparql	1	warmup	1626	524	2.7356241810000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split13.sparql	96	stress	1348	524	26.249232044	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split13.sparql	98	stress	1413	524	19.292525909000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split13.sparql	97	stress	1860	524	13.316823315999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split27.sparql	1	warmup	1627	12	0.059599074	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split27.sparql	96	stress	653	12	1.606124805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split27.sparql	98	stress	1637	12	0.589524499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split27.sparql	97	stress	1450	12	2.097837213	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split13.sparql	1	warmup	1628	342	16.254267390000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split13.sparql	96	stress	285	342	30.434883918	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split13.sparql	98	stress	981	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split13.sparql	97	stress	688	342	34.332421028	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split40.sparql	1	warmup	1629	0	0.028002067999999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split40.sparql	96	stress	1782	0	0.148976351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split40.sparql	98	stress	200	0	0.26073673	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split40.sparql	97	stress	1638	0	0.7340334430000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split99.sparql	1	warmup	1630	2758	5.548832301	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split99.sparql	96	stress	695	2758	73.02328984699999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split99.sparql	98	stress	556	2758	78.08201138199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split99.sparql	97	stress	1851	2758	66.222265807	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split68.sparql	1	warmup	1631	3191	22.113834035	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split68.sparql	96	stress	983	3191	74.88962046600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split68.sparql	98	stress	1763	3191	4.238279653999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split68.sparql	97	stress	1110	3191	110.07377300200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split47.sparql	1	warmup	1632	0	3.2612663040000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split47.sparql	96	stress	556	0	25.750482227	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split47.sparql	98	stress	1487	0	49.097772719	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split47.sparql	97	stress	198	0	46.578638418999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split86.sparql	1	warmup	1633	1435	12.314439022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split86.sparql	96	stress	1184	1435	54.625990475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split86.sparql	98	stress	1430	1435	93.201713592	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split86.sparql	97	stress	1789	1435	127.10512115	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split7.sparql	1	warmup	1634	3	0.032841519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split7.sparql	96	stress	56	3	0.461298303	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split7.sparql	98	stress	485	3	0.520563944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split7.sparql	97	stress	252	3	0.467250599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split79.sparql	1	warmup	1635	209	0.628982325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split79.sparql	96	stress	1685	209	59.225156283000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split79.sparql	98	stress	665	209	4.50335078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split79.sparql	97	stress	703	209	3.528240756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split97.sparql	1	warmup	1636	0	0.767091493	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split97.sparql	96	stress	16	0	1.6808885459999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split97.sparql	98	stress	1329	0	1.1637556770000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split97.sparql	97	stress	1044	0	25.321453623000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split40.sparql	1	warmup	1637	2154	4.2198727310000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split40.sparql	96	stress	43	2154	32.659003455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split40.sparql	98	stress	140	2154	101.528757395	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split40.sparql	97	stress	1440	2154	72.450595357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split50.sparql	1	warmup	1638	342	16.397669328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split50.sparql	96	stress	389	342	177.255855683	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split50.sparql	98	stress	1311	342	28.951144325999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split50.sparql	97	stress	87	342	30.44322979	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split46.sparql	1	warmup	1639	0	0.034827867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split46.sparql	96	stress	1316	0	0.166536393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split46.sparql	98	stress	1342	0	0.416974796	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split46.sparql	97	stress	341	0	0.28727851600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split16.sparql	1	warmup	1640	0	0.035372482999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split16.sparql	96	stress	875	0	0.116203042	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split16.sparql	98	stress	1065	0	0.162433266	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split16.sparql	97	stress	1653	0	0.267621538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split69.sparql	1	warmup	1641	1326	1.033724584	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split69.sparql	96	stress	1845	1326	51.411917663000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split69.sparql	98	stress	397	1326	88.82634618700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split69.sparql	97	stress	472	1326	27.928075311	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split98.sparql	1	warmup	1642	16363	43.313050961	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split98.sparql	96	stress	41	16363	20.381310283	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split98.sparql	98	stress	1183	16363	275.960959177	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split98.sparql	97	stress	1267	16363	116.26221716399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split52.sparql	1	warmup	1643	342	16.663663082	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split52.sparql	96	stress	189	342	115.502140993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split52.sparql	98	stress	1485	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split52.sparql	97	stress	131	342	30.144491630999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split9.sparql	1	warmup	1644	3062	2.056800462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split9.sparql	96	stress	1921	3062	208.33978393400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split9.sparql	98	stress	1021	3062	58.731011736000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split9.sparql	97	stress	768	3062	12.995598959	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split83.sparql	1	warmup	1645	0	1.082384453	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split83.sparql	96	stress	113	0	89.968085804	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split83.sparql	98	stress	488	0	2.645939608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split83.sparql	97	stress	1002	0	8.100416055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split88.sparql	1	warmup	1646	1027	0.7952649190000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split88.sparql	96	stress	331	1027	96.487992519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split88.sparql	98	stress	516	1027	9.508988139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split88.sparql	97	stress	1534	1027	8.355809093	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split55.sparql	1	warmup	1647	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split55.sparql	96	stress	255	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split55.sparql	98	stress	1018	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split55.sparql	97	stress	1451	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split66.sparql	1	warmup	1648	5862	62.865945267	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split66.sparql	96	stress	1294	5862	165.68576806500005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split66.sparql	98	stress	1872	5862	242.97039186799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split66.sparql	97	stress	1391	5862	236.69829759400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split21.sparql	1	warmup	1649	0	1.640165678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split21.sparql	96	stress	822	0	1.7826090449999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split21.sparql	98	stress	30	0	27.272509023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split21.sparql	97	stress	1396	0	9.003384803000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split51.sparql	1	warmup	1650	13001	153.26093658800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split51.sparql	96	stress	201	13001	290.150545461	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split51.sparql	98	stress	1737	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split51.sparql	97	stress	903	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split8.sparql	1	warmup	1651	21	0.200333282	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split8.sparql	96	stress	124	21	1.242745356	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split8.sparql	98	stress	1156	21	0.5952963920000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split8.sparql	97	stress	1311	21	0.408392191	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split2.sparql	1	warmup	1652	1424	12.53220513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split2.sparql	96	stress	1902	1424	5.838427772999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split2.sparql	98	stress	573	1424	206.295008653	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split2.sparql	97	stress	563	1424	18.216927047000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split94.sparql	1	warmup	1653	742	13.366802641	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split94.sparql	96	stress	1367	742	52.657617088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split94.sparql	98	stress	1673	742	23.122460728000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split94.sparql	97	stress	734	742	42.897241986	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split50.sparql	1	warmup	1654	17	0.938444596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split50.sparql	96	stress	1363	17	4.0535213	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split50.sparql	98	stress	1592	17	2.39811832	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split50.sparql	97	stress	33	17	3.098556018	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split55.sparql	1	warmup	1655	13001	6.031656937999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split55.sparql	96	stress	1557	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split55.sparql	98	stress	521	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split55.sparql	97	stress	1306	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split51.sparql	1	warmup	1656	884	18.744669188	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split51.sparql	96	stress	157	884	38.774665512	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split51.sparql	98	stress	55	884	88.74964413699999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split51.sparql	97	stress	1528	884	14.034761321	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split84.sparql	1	warmup	1657	67	0.842250527	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split84.sparql	96	stress	840	67	3.78403725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split84.sparql	98	stress	764	67	2.7606905580000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split84.sparql	97	stress	1576	67	3.642400517	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split67.sparql	1	warmup	1658	1136	15.474685949000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split67.sparql	96	stress	1011	1136	33.538588805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split67.sparql	98	stress	1384	1136	70.512788038	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split67.sparql	97	stress	485	1136	48.952868583000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split42.sparql	1	warmup	1659	1473	5.322874441000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split42.sparql	96	stress	1133	1473	10.953597900999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split42.sparql	98	stress	94	1473	5.374114004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split42.sparql	97	stress	1115	1473	26.485732691000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split16.sparql	1	warmup	1660	1424	5.892632171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split16.sparql	96	stress	436	1424	34.685947864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split16.sparql	98	stress	639	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split16.sparql	97	stress	136	1424	6.437681123	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split73.sparql	1	warmup	1661	1314	24.603396829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split73.sparql	96	stress	1285	1314	92.962465707	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split73.sparql	98	stress	378	1314	132.555267158	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split73.sparql	97	stress	1000	1314	35.499031195	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split98.sparql	1	warmup	1662	47	0.5308585769999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split98.sparql	96	stress	1602	47	0.08383011	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split98.sparql	98	stress	1584	47	1.036471632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split98.sparql	97	stress	1769	47	5.451193813	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split96.sparql	1	warmup	1663	332	4.210964549	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split96.sparql	96	stress	678	332	5.628018492000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split96.sparql	98	stress	1501	332	7.341454361	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split96.sparql	97	stress	815	332	4.515991221999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split45.sparql	1	warmup	1664	1424	5.9644558420000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split45.sparql	96	stress	46	1424	7.191365423000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split45.sparql	98	stress	507	1424	23.548517830999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split45.sparql	97	stress	1959	1424	191.650815085	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split65.sparql	1	warmup	1665	286	3.494936951	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split65.sparql	96	stress	1683	286	14.675086067999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split65.sparql	98	stress	593	286	22.323081217	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split65.sparql	97	stress	108	286	24.26704661	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split26.sparql	1	warmup	1666	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split26.sparql	96	stress	387	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split26.sparql	98	stress	1352	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split26.sparql	97	stress	291	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split45.sparql	1	warmup	1667	54	1.214943268	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split45.sparql	96	stress	899	54	2.094568121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split45.sparql	98	stress	347	54	1.745298471	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split45.sparql	97	stress	1525	54	2.228922855	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split95.sparql	1	warmup	1668	8712	179.246278578	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split95.sparql	96	stress	117	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split95.sparql	98	stress	762	8712	237.20911646099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split95.sparql	97	stress	1156	8712	190.89721335599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split47.sparql	1	warmup	1669	131	6.998253120999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split47.sparql	96	stress	1910	131	5.809745457999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split47.sparql	98	stress	605	131	19.532974662	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split47.sparql	97	stress	1346	131	10.633637898000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split19.sparql	1	warmup	1670	218	8.577305232	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split19.sparql	96	stress	1874	218	16.083991867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split19.sparql	98	stress	1201	218	8.658569292000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split19.sparql	97	stress	132	218	19.985425231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split96.sparql	1	warmup	1671	2122	21.342273733000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split96.sparql	96	stress	1502	2122	62.651438473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split96.sparql	98	stress	1014	2122	43.95808428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split96.sparql	97	stress	205	2122	96.509518996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split87.sparql	1	warmup	1672	0	0.12109087199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split87.sparql	96	stress	1164	0	0.07570001700000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split87.sparql	98	stress	703	0	0.160856001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split87.sparql	97	stress	1533	0	0.121413455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split85.sparql	1	warmup	1673	0	23.847014356	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split85.sparql	96	stress	1503	0	7.976023538000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split85.sparql	98	stress	699	0	1.3560214369999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split85.sparql	97	stress	907	0	73.88779949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split90.sparql	1	warmup	1674	42	1.6667342230000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split90.sparql	96	stress	986	42	2.022940504	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split90.sparql	98	stress	563	42	5.325228411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split90.sparql	97	stress	312	42	6.65194214	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split22.sparql	1	warmup	1675	0	1.154286406	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split22.sparql	96	stress	1684	0	0.329720664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split22.sparql	98	stress	158	0	0.259081161	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split22.sparql	97	stress	1005	0	0.09601457199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split10.sparql	1	warmup	1676	2989	24.072162909	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split10.sparql	96	stress	213	2989	98.34443224299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split10.sparql	98	stress	1457	2989	110.889875289	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split10.sparql	97	stress	905	2989	62.511658388	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split93.sparql	1	warmup	1677	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split93.sparql	96	stress	210	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split93.sparql	98	stress	841	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split93.sparql	97	stress	1144	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split52.sparql	1	warmup	1678	5	0.13798217599999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split52.sparql	96	stress	689	5	0.12586197	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split52.sparql	98	stress	728	5	0.16245613	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split52.sparql	97	stress	1916	5	0.257950681	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split92.sparql	1	warmup	1679	524	16.87131654	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split92.sparql	96	stress	417	524	19.437764692000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split92.sparql	98	stress	1380	524	32.817911792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split92.sparql	97	stress	1370	524	12.597984939000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split43.sparql	1	warmup	1680	26082	170.418958538	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split43.sparql	96	stress	1971	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split43.sparql	98	stress	1003	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split43.sparql	97	stress	1235	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F2/F2_split94.sparql	1	warmup	1681	120	3.6964291080000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split94.sparql	96	stress	585	120	18.107390015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split94.sparql	98	stress	339	120	15.033816315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split94.sparql	97	stress	140	120	16.521317788	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split85.sparql	1	warmup	1682	16363	16.64050358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split85.sparql	96	stress	98	16363	218.675787802	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split85.sparql	98	stress	996	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split85.sparql	97	stress	164	16363	175.098618525	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split34.sparql	1	warmup	1683	209	3.803760236	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split34.sparql	96	stress	1396	209	6.817850292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split34.sparql	98	stress	620	209	21.899154495	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split34.sparql	97	stress	483	209	41.220717021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split98.sparql	1	warmup	1684	5	0.18580888899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split98.sparql	96	stress	1941	5	0.259875545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split98.sparql	98	stress	830	5	0.435046069	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split98.sparql	97	stress	191	5	0.585181928	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split22.sparql	1	warmup	1685	303	5.7104424090000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split22.sparql	96	stress	994	303	10.662482104	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split22.sparql	98	stress	1217	303	4.772288777	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split22.sparql	97	stress	1023	303	14.697321942	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split8.sparql	1	warmup	1686	1424	129.14023682200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split8.sparql	96	stress	1998	1424	47.786060637000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split8.sparql	98	stress	1062	1424	8.210971062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split8.sparql	97	stress	615	1424	218.014487293	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split38.sparql	1	warmup	1687	2	0.065809008	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split38.sparql	96	stress	1088	2	0.26660481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split38.sparql	98	stress	1378	2	0.466057373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split38.sparql	97	stress	978	2	0.517446654	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split52.sparql	1	warmup	1688	53	0.28939908400000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split52.sparql	96	stress	3	53	5.161440621000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split52.sparql	98	stress	658	53	0.32755279800000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split52.sparql	97	stress	81	53	2.93116862	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split65.sparql	1	warmup	1689	0	0.031317398999999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split65.sparql	96	stress	409	0	0.059820834	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split65.sparql	98	stress	46	0	0.14421669199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split65.sparql	97	stress	1324	0	0.14729312100000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split64.sparql	1	warmup	1690	26082	5.2690712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split64.sparql	96	stress	229	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split64.sparql	98	stress	1164	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split64.sparql	97	stress	1448	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split90.sparql	1	warmup	1691	13	0.04129245	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split90.sparql	96	stress	1083	13	0.47321377	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split90.sparql	98	stress	1303	13	0.159276896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split90.sparql	97	stress	610	13	0.7459552159999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split11.sparql	1	warmup	1692	5	0.04688217	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split11.sparql	96	stress	78	5	0.7257701059999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split11.sparql	98	stress	481	5	0.630349846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split11.sparql	97	stress	981	5	0.61479774	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split19.sparql	1	warmup	1693	1532	9.156692313999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split19.sparql	96	stress	62	1532	25.877234703000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split19.sparql	98	stress	1702	1532	31.086098687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split19.sparql	97	stress	677	1532	10.314808026	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split12.sparql	1	warmup	1694	26082	2.352293661	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split12.sparql	96	stress	654	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split12.sparql	98	stress	253	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split12.sparql	97	stress	877	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F5/F5_split73.sparql	1	warmup	1695	66	0.248663241	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split73.sparql	96	stress	1539	66	2.897105793	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split73.sparql	98	stress	1476	66	5.611149417000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split73.sparql	97	stress	1974	66	3.8765091010000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split41.sparql	1	warmup	1696	1936	6.700261190999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split41.sparql	96	stress	1063	1936	73.104705181	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split41.sparql	98	stress	853	1936	3.346467705	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split41.sparql	97	stress	803	1936	44.125061919	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split94.sparql	1	warmup	1697	2905	11.224643165	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split94.sparql	96	stress	159	2905	41.573755768000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split94.sparql	98	stress	1112	2905	62.062333061000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split94.sparql	97	stress	721	2905	47.03549558899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split47.sparql	1	warmup	1698	74	0.092408369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split47.sparql	96	stress	536	74	2.387925948	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split47.sparql	98	stress	769	74	1.02872143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split47.sparql	97	stress	865	74	0.857265319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split11.sparql	1	warmup	1699	0	0.095668379	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split11.sparql	96	stress	1585	0	0.06894842799999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split11.sparql	98	stress	511	0	0.117932748	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split11.sparql	97	stress	552	0	0.147953773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split12.sparql	1	warmup	1700	0	6.965762219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split12.sparql	96	stress	1354	0	10.193366892	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split12.sparql	98	stress	846	0	1.954692219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split12.sparql	97	stress	1722	0	3.769322771	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split23.sparql	1	warmup	1701	209	0.6257448600000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split23.sparql	96	stress	59	209	8.824916738999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split23.sparql	98	stress	1281	209	9.680521648	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split23.sparql	97	stress	30	209	0.88328973	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split10.sparql	1	warmup	1702	0	0.7746540829999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split10.sparql	96	stress	1492	0	0.9200481770000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split10.sparql	98	stress	1200	0	0.678071599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split10.sparql	97	stress	968	0	1.6088811989999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split55.sparql	1	warmup	1703	16	0.043565004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split55.sparql	96	stress	1399	16	0.861162874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split55.sparql	98	stress	1614	16	0.862523796	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split55.sparql	97	stress	1126	16	0.533138141	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split38.sparql	1	warmup	1704	1424	4.553158404	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split38.sparql	96	stress	1390	1424	19.431048201000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split38.sparql	98	stress	1084	1424	6.058334307000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split38.sparql	97	stress	870	1424	39.955912633000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split76.sparql	1	warmup	1705	1897	15.902969020999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split76.sparql	96	stress	1816	1897	68.140228354	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split76.sparql	98	stress	688	1897	37.332047926	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split76.sparql	97	stress	1424	1897	76.275765588	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split36.sparql	1	warmup	1706	0	0.82602621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split36.sparql	96	stress	572	0	2.528306221	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split36.sparql	98	stress	1571	0	1.220466685	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split36.sparql	97	stress	479	0	72.01574063300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split27.sparql	1	warmup	1707	0	0.032468556999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split27.sparql	96	stress	250	0	0.256372274	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split27.sparql	98	stress	260	0	0.081673976	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split27.sparql	97	stress	186	0	0.310393421	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split56.sparql	1	warmup	1708	1424	3.205414078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split56.sparql	96	stress	693	1424	18.808199103	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split56.sparql	98	stress	1152	1424	11.143916952	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split56.sparql	97	stress	1048	1424	38.65669589	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split96.sparql	1	warmup	1709	5386	32.003466829000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split96.sparql	96	stress	1356	5386	280.62176658	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split96.sparql	98	stress	702	5386	193.530621051	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split96.sparql	97	stress	251	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split34.sparql	1	warmup	1710	5940	12.945964639000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split34.sparql	96	stress	763	5940	148.348142398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split34.sparql	98	stress	949	5940	30.253354024	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split34.sparql	97	stress	1279	5940	79.325792946	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split93.sparql	1	warmup	1711	0	3.283912753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split93.sparql	96	stress	548	0	1.423952045	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split93.sparql	98	stress	1567	0	7.132392745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split93.sparql	97	stress	1053	0	1.096051955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split72.sparql	1	warmup	1712	52	0.217059429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split72.sparql	96	stress	870	52	3.714856091	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split72.sparql	98	stress	1596	52	2.704522695	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split72.sparql	97	stress	210	52	4.2265737040000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split33.sparql	1	warmup	1713	34	0.228573439	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split33.sparql	96	stress	1478	34	7.61120809	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split33.sparql	98	stress	226	34	3.073752313	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split33.sparql	97	stress	1791	34	10.129263897000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split63.sparql	1	warmup	1714	830	0.60898821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split63.sparql	96	stress	627	830	3.82460683	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split63.sparql	98	stress	47	830	55.21570787899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split63.sparql	97	stress	235	830	32.586342944	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split86.sparql	1	warmup	1715	9	0.055985977	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split86.sparql	96	stress	1863	9	1.154578781	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split86.sparql	98	stress	1431	9	0.8858055840000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split86.sparql	97	stress	1449	9	1.813876473	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split22.sparql	1	warmup	1716	1559	7.714017537	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split22.sparql	96	stress	1471	1559	93.441079781	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split22.sparql	98	stress	1904	1559	40.290422444	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split22.sparql	97	stress	1193	1559	80.93108741500002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split15.sparql	1	warmup	1717	31	0.044359395	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split15.sparql	96	stress	395	31	0.581652232	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split15.sparql	98	stress	858	31	0.205374885	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split15.sparql	97	stress	1686	31	0.527376605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split26.sparql	1	warmup	1718	3521	7.061106827000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split26.sparql	96	stress	1062	3521	41.055753059000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split26.sparql	98	stress	588	3521	119.625454672	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split26.sparql	97	stress	948	3521	21.302144104	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split2.sparql	1	warmup	1719	5	0.140254789	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split2.sparql	96	stress	1957	5	1.2792458409999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split2.sparql	98	stress	1958	5	0.42887094	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split2.sparql	97	stress	1659	5	0.673865763	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split61.sparql	1	warmup	1720	4425	16.467293635999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split61.sparql	96	stress	1629	4425	201.17424213900003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split61.sparql	98	stress	1898	4425	80.930866014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split61.sparql	97	stress	776	4425	127.88088401200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split77.sparql	1	warmup	1721	3062	1.6998817519999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split77.sparql	96	stress	1946	3062	112.156044807	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split77.sparql	98	stress	1559	3062	74.774525396	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split77.sparql	97	stress	1263	3062	41.06020067	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split95.sparql	1	warmup	1722	2	0.030211751000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split95.sparql	96	stress	713	2	0.31692623400000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split95.sparql	98	stress	1725	2	0.278703823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split95.sparql	97	stress	379	2	0.346917039	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split68.sparql	1	warmup	1723	0	0.621505175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split68.sparql	96	stress	1161	0	1.081396878	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split68.sparql	98	stress	20	0	1.222713088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split68.sparql	97	stress	1368	0	6.675181708999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split21.sparql	1	warmup	1724	187	0.944235987	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split21.sparql	96	stress	1322	187	9.110837598	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split21.sparql	98	stress	88	187	4.938587869	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split21.sparql	97	stress	1438	187	12.80990604	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split48.sparql	1	warmup	1725	162	0.61125072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split48.sparql	96	stress	70	162	12.880531849	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split48.sparql	98	stress	409	162	13.459387192000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split48.sparql	97	stress	426	162	24.877292864	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split36.sparql	1	warmup	1726	0	0.5225286920000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split36.sparql	96	stress	639	0	2.352257146	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split36.sparql	98	stress	82	0	6.534156731	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split36.sparql	97	stress	355	0	15.30363552	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split59.sparql	1	warmup	1727	8993	16.622274346999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split59.sparql	96	stress	1862	8993	211.942778015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split59.sparql	98	stress	1188	8993	134.878574807	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split59.sparql	97	stress	1017	8993	131.885027534	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split51.sparql	1	warmup	1728	342	237.745127357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split51.sparql	96	stress	1266	342	152.157928875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split51.sparql	98	stress	818	342	160.395360817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split51.sparql	97	stress	1915	342	25.961884745	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split87.sparql	1	warmup	1729	209	0.6062219529999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split87.sparql	96	stress	1529	209	0.8144891409999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split87.sparql	98	stress	1437	209	0.900152776	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split87.sparql	97	stress	385	209	8.166392752	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split81.sparql	1	warmup	1730	342	15.832050294999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split81.sparql	96	stress	1931	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split81.sparql	98	stress	1241	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split81.sparql	97	stress	656	342	19.505889284000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split3.sparql	1	warmup	1731	5851	10.807159062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split3.sparql	96	stress	329	5851	261.403157245	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split3.sparql	98	stress	1619	5851	176.788295216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split3.sparql	97	stress	609	5851	257.833730327	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split52.sparql	1	warmup	1732	10	0.054482606	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split52.sparql	96	stress	481	10	0.8046334279999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split52.sparql	98	stress	518	10	0.7404332339999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split52.sparql	97	stress	267	10	1.560900115	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split21.sparql	1	warmup	1733	0	0.032327567	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split21.sparql	96	stress	1729	0	0.098193858	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split21.sparql	98	stress	13	0	0.149049769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split21.sparql	97	stress	501	0	0.04678823	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split29.sparql	1	warmup	1734	5952	10.14769853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split29.sparql	96	stress	443	5952	292.952537506	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split29.sparql	98	stress	536	5952	264.127389062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split29.sparql	97	stress	1622	5952	158.268062382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split1.sparql	1	warmup	1735	1343	5.9907159210000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split1.sparql	96	stress	1307	1343	26.318546657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split1.sparql	98	stress	1193	1343	21.334014870999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split1.sparql	97	stress	707	1343	56.967995204	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split18.sparql	1	warmup	1736	3444	6.617209854	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split18.sparql	96	stress	1778	3444	176.42444207600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split18.sparql	98	stress	1160	3444	112.867855961	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split18.sparql	97	stress	179	3444	141.077198696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split54.sparql	1	warmup	1737	0	0.029764286	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split54.sparql	96	stress	390	0	0.097469905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split54.sparql	98	stress	1753	0	0.150017087	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split54.sparql	97	stress	1262	0	0.07466064	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split22.sparql	1	warmup	1738	1424	4.508367405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split22.sparql	96	stress	1843	1424	5.947621517999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split22.sparql	98	stress	948	1424	105.077692988	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split22.sparql	97	stress	1480	1424	9.647340518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split48.sparql	1	warmup	1739	1424	3.167620428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split48.sparql	96	stress	979	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split48.sparql	98	stress	142	1424	297.589970623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split48.sparql	97	stress	1269	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split49.sparql	1	warmup	1740	209	0.5935754980000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split49.sparql	96	stress	1061	209	2.237483857	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split49.sparql	98	stress	1758	209	30.246716051	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split49.sparql	97	stress	1432	209	49.091909966	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split77.sparql	1	warmup	1741	5804	8.968157282	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split77.sparql	96	stress	1424	5804	131.40331477	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split77.sparql	98	stress	423	5804	165.22980710299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split77.sparql	97	stress	1498	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F3/F3_split57.sparql	1	warmup	1742	2481	13.228835115	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split57.sparql	96	stress	196	2481	52.305969706999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split57.sparql	98	stress	547	2481	94.806102719	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split57.sparql	97	stress	1122	2481	78.246769261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split49.sparql	1	warmup	1743	0	0.514144577	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split49.sparql	96	stress	1195	0	3.442506618	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split49.sparql	98	stress	1686	0	0.7799081840000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split49.sparql	97	stress	666	0	0.9142770290000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split37.sparql	1	warmup	1744	16363	15.707942678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split37.sparql	96	stress	34	16363	173.24368805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split37.sparql	98	stress	1599	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split37.sparql	97	stress	1258	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split28.sparql	1	warmup	1745	0	0.714382002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split28.sparql	96	stress	300	0	3.5710698489999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split28.sparql	98	stress	1096	0	1.103532042	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split28.sparql	97	stress	1706	0	9.653349611	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split89.sparql	1	warmup	1746	342	16.243921951	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split89.sparql	96	stress	1915	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split89.sparql	98	stress	1773	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split89.sparql	97	stress	722	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split84.sparql	1	warmup	1747	10	0.491574316	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split84.sparql	96	stress	1573	10	0.52626977	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split84.sparql	98	stress	834	10	2.9251197550000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split84.sparql	97	stress	167	10	2.621177571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split6.sparql	1	warmup	1748	66	0.10914975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split6.sparql	96	stress	263	66	3.380764755	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split6.sparql	98	stress	991	66	2.279489028	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split6.sparql	97	stress	518	66	1.3207286690000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split84.sparql	1	warmup	1749	3	0.044669274	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split84.sparql	96	stress	494	3	1.228319457	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split84.sparql	98	stress	1312	3	0.29413078600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split84.sparql	97	stress	1600	3	0.7966592720000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split43.sparql	1	warmup	1750	0	0.0315336	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split43.sparql	96	stress	580	0	0.16215732700000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split43.sparql	98	stress	1040	0	0.331581793	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split43.sparql	97	stress	1873	0	0.086332401	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split70.sparql	1	warmup	1751	53	0.038111567	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split70.sparql	96	stress	29	53	0.702867017	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split70.sparql	98	stress	1826	53	1.932529229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split70.sparql	97	stress	1362	53	2.289039648	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split14.sparql	1	warmup	1752	10	0.37799442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split14.sparql	96	stress	586	10	6.995480975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split14.sparql	98	stress	738	10	3.590585726	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split14.sparql	97	stress	1398	10	6.562844365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split62.sparql	1	warmup	1753	5986	8.466046536	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split62.sparql	96	stress	1598	5986	165.776255773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split62.sparql	98	stress	67	5986	148.73791855500005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split62.sparql	97	stress	1454	5986	278.080046121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split27.sparql	1	warmup	1754	0	0.911530262	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split27.sparql	96	stress	1180	0	1.546283706	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split27.sparql	98	stress	276	0	2.029015314	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split27.sparql	97	stress	542	0	10.84984101	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split36.sparql	1	warmup	1755	3448	4.638018829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split36.sparql	96	stress	1087	3448	37.21921194	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split36.sparql	98	stress	1362	3448	91.69016530200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split36.sparql	97	stress	1149	3448	115.62849500700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split86.sparql	1	warmup	1756	1424	4.400666151999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split86.sparql	96	stress	839	1424	236.199823119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split86.sparql	98	stress	697	1424	6.605374929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split86.sparql	97	stress	1868	1424	7.088930851000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split32.sparql	1	warmup	1757	342	16.375254776	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split32.sparql	96	stress	523	342	75.970898609	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split32.sparql	98	stress	1534	342	103.081573831	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split32.sparql	97	stress	1034	342	291.584822998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split26.sparql	1	warmup	1758	0	0.032949641	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split26.sparql	96	stress	1242	0	0.114249031	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split26.sparql	98	stress	271	0	0.223877472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split26.sparql	97	stress	1099	0	0.100307712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split1.sparql	1	warmup	1759	26082	4.942179166	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split1.sparql	96	stress	898	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split1.sparql	98	stress	425	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split1.sparql	97	stress	1344	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split3.sparql	1	warmup	1760	1424	4.581399088	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split3.sparql	96	stress	1545	1424	297.58048075700003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split3.sparql	98	stress	65	1424	74.588789733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split3.sparql	97	stress	1986	1424	45.087141223	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split54.sparql	1	warmup	1761	5603	20.236033264000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split54.sparql	96	stress	774	5603	111.378259072	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split54.sparql	98	stress	1298	5603	74.31991057399999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split54.sparql	97	stress	1190	5603	170.52114822599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split42.sparql	1	warmup	1762	342	16.694214058	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split42.sparql	96	stress	77	342	32.696308794000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split42.sparql	98	stress	901	342	244.19126439299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split42.sparql	97	stress	1006	342	35.68171712	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split45.sparql	1	warmup	1763	5386	2.1069756369999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split45.sparql	96	stress	493	5386	230.32855967	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split45.sparql	98	stress	1216	5386	127.963547339	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split45.sparql	97	stress	175	5386	220.098378693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split10.sparql	1	warmup	1764	2680	6.073624552999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split10.sparql	96	stress	1857	2680	201.943121486	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split10.sparql	98	stress	1228	2680	86.89318821799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split10.sparql	97	stress	959	2680	198.89187211799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split34.sparql	1	warmup	1765	39	0.035384646	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split34.sparql	96	stress	351	39	0.632642557	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split34.sparql	98	stress	399	39	1.095350365	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split34.sparql	97	stress	43	39	1.055155328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split43.sparql	1	warmup	1766	209	0.57381786	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split43.sparql	96	stress	1288	209	3.036816991	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split43.sparql	98	stress	1846	209	46.850277803000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split43.sparql	97	stress	654	209	2.597363496	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split54.sparql	1	warmup	1767	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split54.sparql	96	stress	251	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split54.sparql	98	stress	937	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split54.sparql	97	stress	1705	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split46.sparql	1	warmup	1768	0	0.72701824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split46.sparql	96	stress	1962	0	1.377780442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split46.sparql	98	stress	993	0	1.4469946669999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split46.sparql	97	stress	492	0	1.096115461	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split18.sparql	1	warmup	1769	2402	22.155817924	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split18.sparql	96	stress	1231	2402	24.408854468	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split18.sparql	98	stress	426	2402	62.761696769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split18.sparql	97	stress	1478	2402	53.034137351000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split41.sparql	1	warmup	1770	4629	17.034244919000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split41.sparql	96	stress	220	4629	84.851448015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split41.sparql	98	stress	1885	4629	31.352875366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split41.sparql	97	stress	1797	4629	67.20821297900001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split50.sparql	1	warmup	1771	5789	36.956715786	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split50.sparql	96	stress	371	5789	166.788443955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split50.sparql	98	stress	1221	5789	108.970824454	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split50.sparql	97	stress	651	5789	279.033919523	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split66.sparql	1	warmup	1772	13001	149.174679575	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split66.sparql	96	stress	581	13001	227.286015689	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split66.sparql	98	stress	813	13001	88.30548874200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split66.sparql	97	stress	753	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S4/S4_split29.sparql	1	warmup	1773	10	1.1553569849999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split29.sparql	96	stress	217	10	5.1264254220000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split29.sparql	98	stress	1251	10	5.905465257	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split29.sparql	97	stress	1024	10	6.106843368	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split39.sparql	1	warmup	1774	3232	39.227879164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split39.sparql	96	stress	1669	3232	33.863310022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split39.sparql	98	stress	917	3232	18.993657529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split39.sparql	97	stress	784	3232	104.42996705799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split81.sparql	1	warmup	1775	16	0.120787399	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split81.sparql	96	stress	615	16	0.54877706	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split81.sparql	98	stress	1204	16	0.170151825	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split81.sparql	97	stress	435	16	0.7303580930000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split21.sparql	1	warmup	1776	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split21.sparql	96	stress	71	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split21.sparql	98	stress	300	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split21.sparql	97	stress	939	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split70.sparql	1	warmup	1777	2989	37.34775153	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split70.sparql	96	stress	716	2989	67.926084941	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split70.sparql	98	stress	1726	2989	57.804912153000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split70.sparql	97	stress	143	2989	62.41101791000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split93.sparql	1	warmup	1778	3062	49.905735891000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split93.sparql	96	stress	1600	3062	17.599433116	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split93.sparql	98	stress	1350	3062	64.674963686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split93.sparql	97	stress	1644	3062	80.59857815400001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split1.sparql	1	warmup	1779	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split1.sparql	96	stress	702	1424	45.111838483	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split1.sparql	98	stress	311	1424	11.794548134000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split1.sparql	97	stress	244	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S6/S6_split86.sparql	1	warmup	1780	1532	33.095585929	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split86.sparql	96	stress	1153	1532	61.591300899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split86.sparql	98	stress	1416	1532	21.872113692	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split86.sparql	97	stress	1624	1532	21.194880557	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split59.sparql	1	warmup	1781	10	2.201181764	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split59.sparql	96	stress	826	10	1.114325714	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split59.sparql	98	stress	298	10	1.792885736	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split59.sparql	97	stress	392	10	0.8329018990000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split55.sparql	1	warmup	1782	14	3.681048971	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split55.sparql	96	stress	136	14	6.669831508000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split55.sparql	98	stress	1731	14	4.555288136000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split55.sparql	97	stress	403	14	1.8800100309999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split25.sparql	1	warmup	1783	114	1.84585462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split25.sparql	96	stress	1458	114	1.217243219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split25.sparql	98	stress	1283	114	0.9341560240000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split25.sparql	97	stress	1425	114	59.155024139	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split92.sparql	1	warmup	1784	5355	43.264376726	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split92.sparql	96	stress	799	5355	39.820301534	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split92.sparql	98	stress	1036	5355	41.989715505999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split92.sparql	97	stress	1233	5355	28.264889846	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split12.sparql	1	warmup	1785	51	2.729897268	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split12.sparql	96	stress	1107	51	5.722347878	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split12.sparql	98	stress	1595	51	2.800089792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split12.sparql	97	stress	767	51	1.3266870240000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split65.sparql	1	warmup	1786	31	0.209302362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split65.sparql	96	stress	896	31	1.140902321	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split65.sparql	98	stress	979	31	0.186965605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split65.sparql	97	stress	1989	31	0.569776308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split94.sparql	1	warmup	1787	8712	158.74622575400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split94.sparql	96	stress	49	8712	122.092295527	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split94.sparql	98	stress	1154	8712	78.503978441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split94.sparql	97	stress	958	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S3/S3_split64.sparql	1	warmup	1788	0	61.582899903000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split64.sparql	96	stress	459	0	17.561493392	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split64.sparql	98	stress	1508	0	3.4923205569999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split64.sparql	97	stress	1838	0	9.771759914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split61.sparql	1	warmup	1789	131	6.079767694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split61.sparql	96	stress	1666	131	16.619679082999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split61.sparql	98	stress	558	131	23.302505351	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split61.sparql	97	stress	1228	131	5.599529480999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split8.sparql	1	warmup	1790	342	290.495011937	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split8.sparql	96	stress	506	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split8.sparql	98	stress	1012	342	18.758361528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split8.sparql	97	stress	746	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split69.sparql	1	warmup	1791	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split69.sparql	96	stress	1145	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split69.sparql	98	stress	1980	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split69.sparql	97	stress	1406	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split74.sparql	1	warmup	1792	5843	77.951209898	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split74.sparql	96	stress	1625	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split74.sparql	98	stress	1115	5843	138.42594224299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split74.sparql	97	stress	1400	5843	205.586689148	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split78.sparql	1	warmup	1793	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split78.sparql	96	stress	1400	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split78.sparql	98	stress	355	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split78.sparql	97	stress	1022	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split56.sparql	1	warmup	1794	0	27.654548635	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split56.sparql	96	stress	1582	0	5.03158559	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split56.sparql	98	stress	1998	0	1.6291645060000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split56.sparql	97	stress	972	0	28.84930378	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split20.sparql	1	warmup	1795	0	0.18423720899999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split20.sparql	96	stress	1721	0	0.601977478	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split20.sparql	98	stress	1295	0	0.04788734099999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split20.sparql	97	stress	672	0	0.180597418	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split16.sparql	1	warmup	1796	0	59.00912986500001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split16.sparql	96	stress	1124	0	1.68536078	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split16.sparql	98	stress	530	0	124.085723159	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split16.sparql	97	stress	994	0	1.488379133	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split2.sparql	1	warmup	1797	5898	88.001035808	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split2.sparql	96	stress	708	5898	108.89456614	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split2.sparql	98	stress	118	5898	4.1295165429999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split2.sparql	97	stress	1982	5898	184.367682763	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split69.sparql	1	warmup	1798	0	0.084415183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split69.sparql	96	stress	836	0	0.16932271	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split69.sparql	98	stress	442	0	0.13468597300000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split69.sparql	97	stress	1677	0	0.12556398800000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split22.sparql	1	warmup	1799	5893	73.721002688	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split22.sparql	96	stress	1950	5893	186.39619611900002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split22.sparql	98	stress	153	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split22.sparql	97	stress	28	5893	195.294734127	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split0.sparql	1	warmup	1800	0	6.792663255000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split0.sparql	96	stress	1321	0	1.575913874	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split0.sparql	98	stress	737	0	27.215202184000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split0.sparql	97	stress	502	0	1.2560837180000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split79.sparql	1	warmup	1801	342	248.924423906	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split79.sparql	96	stress	869	342	158.890449003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split79.sparql	98	stress	1162	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split79.sparql	97	stress	1405	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split83.sparql	1	warmup	1802	1523	7.808494751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split83.sparql	96	stress	1333	1523	73.055702325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split83.sparql	98	stress	1354	1523	56.852193099	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split83.sparql	97	stress	1345	1523	54.049654427	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split84.sparql	1	warmup	1803	110	3.789163955	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split84.sparql	96	stress	589	110	5.207597986000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split84.sparql	98	stress	827	110	2.366995759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split84.sparql	97	stress	505	110	2.379381899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split62.sparql	1	warmup	1804	60	0.14857506699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split62.sparql	96	stress	1872	60	2.482908391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split62.sparql	98	stress	1260	60	2.262938239	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split62.sparql	97	stress	469	60	4.5570570340000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split11.sparql	1	warmup	1805	1239	17.572721369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split11.sparql	96	stress	277	1239	50.347254369000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split11.sparql	98	stress	1800	1239	77.542676867	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split11.sparql	97	stress	710	1239	27.357483957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split44.sparql	1	warmup	1806	150	1.54723462	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split44.sparql	96	stress	1142	150	9.079106076	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split44.sparql	98	stress	1937	150	22.30853868	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split44.sparql	97	stress	349	150	7.509039456	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split8.sparql	1	warmup	1807	26586	87.01046370399997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split8.sparql	96	stress	1856	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split8.sparql	98	stress	648	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S2/S2_split8.sparql	97	stress	894	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split42.sparql	1	warmup	1808	46	0.052178838	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split42.sparql	96	stress	1634	46	1.538398821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split42.sparql	98	stress	190	46	1.430084797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split42.sparql	97	stress	400	46	0.554698896	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split67.sparql	1	warmup	1809	49	0.052776009000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split67.sparql	96	stress	54	49	0.5936458520000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split67.sparql	98	stress	1869	49	2.374555773	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split67.sparql	97	stress	1211	49	0.5826233620000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split61.sparql	1	warmup	1810	1	0.036366536000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split61.sparql	96	stress	462	1	0.406992608	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split61.sparql	98	stress	838	1	0.077645374	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split61.sparql	97	stress	1587	1	0.92551014	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split20.sparql	1	warmup	1811	3293	22.874728794	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split20.sparql	96	stress	952	3293	3.8609554839999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split20.sparql	98	stress	878	3293	34.237182667	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split20.sparql	97	stress	533	3293	61.26383469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split63.sparql	1	warmup	1812	0	0.035365972	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split63.sparql	96	stress	397	0	0.17983713899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split63.sparql	98	stress	1908	0	0.139617235	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split63.sparql	97	stress	1331	0	0.289575529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split65.sparql	1	warmup	1813	277	0.784283214	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split65.sparql	96	stress	208	277	23.888453196	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split65.sparql	98	stress	1197	277	4.1531553720000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split65.sparql	97	stress	1579	277	9.976122627999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split92.sparql	1	warmup	1814	54	0.550708616	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split92.sparql	96	stress	248	54	24.596964586	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split92.sparql	98	stress	500	54	1.611626246	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split92.sparql	97	stress	1261	54	11.527206861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split34.sparql	1	warmup	1815	0	0.021969905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split34.sparql	96	stress	317	0	0.14197789700000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split34.sparql	98	stress	685	0	0.08060605800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split34.sparql	97	stress	1729	0	0.093554402	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split96.sparql	1	warmup	1816	342	18.755966782	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split96.sparql	96	stress	119	342	40.414107216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split96.sparql	98	stress	122	342	29.225575215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split96.sparql	97	stress	1123	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split48.sparql	1	warmup	1817	2738	10.109805382000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split48.sparql	96	stress	1103	2738	99.40378273200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split48.sparql	98	stress	1647	2738	49.010693241000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split48.sparql	97	stress	139	2738	54.039843488	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split88.sparql	1	warmup	1818	4	0.045441422999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split88.sparql	96	stress	422	4	0.781051704	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split88.sparql	98	stress	83	4	0.4822621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split88.sparql	97	stress	1697	4	0.35039610200000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split51.sparql	1	warmup	1819	0	0.032348104999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split51.sparql	96	stress	1085	0	0.168200691	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split51.sparql	98	stress	6	0	0.15402476699999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split51.sparql	97	stress	1708	0	0.43007365299999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split35.sparql	1	warmup	1820	401	0.7380090420000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split35.sparql	96	stress	1552	401	13.43890719	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split35.sparql	98	stress	1195	401	5.554824238999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split35.sparql	97	stress	1962	401	8.213515229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split12.sparql	1	warmup	1821	180	0.611934345	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split12.sparql	96	stress	1128	180	4.681073018999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split12.sparql	98	stress	513	180	4.601011778	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split12.sparql	97	stress	1173	180	3.1959345110000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split92.sparql	1	warmup	1822	88	0.06736393	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split92.sparql	96	stress	843	88	1.447746736	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split92.sparql	98	stress	1555	88	1.4110006309999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split92.sparql	97	stress	1841	88	2.292222366	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split8.sparql	1	warmup	1823	3	0.038885411	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split8.sparql	96	stress	1258	3	0.421593259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split8.sparql	98	stress	262	3	0.553628176	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split8.sparql	97	stress	1870	3	0.18777993899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split34.sparql	1	warmup	1824	342	17.888802472000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split34.sparql	96	stress	829	342	49.492060821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split34.sparql	98	stress	1798	342	27.538966765999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split34.sparql	97	stress	323	342	91.18049978200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split87.sparql	1	warmup	1825	16	0.038605386000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split87.sparql	96	stress	247	16	1.331263917	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split87.sparql	98	stress	844	16	0.53495883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split87.sparql	97	stress	1956	16	0.644290481	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split62.sparql	1	warmup	1826	976	5.089060555	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split62.sparql	96	stress	1617	976	70.54303971600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split62.sparql	98	stress	1764	976	10.814782902000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split62.sparql	97	stress	388	976	26.176819913000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split67.sparql	1	warmup	1827	0	1.0438980709999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split67.sparql	96	stress	866	0	26.430508001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split67.sparql	98	stress	1098	0	1.336018442	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split67.sparql	97	stress	1299	0	14.287816199999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split51.sparql	1	warmup	1828	16363	61.071810278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split51.sparql	96	stress	1375	16363	47.161829536999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split51.sparql	98	stress	701	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split51.sparql	97	stress	1117	16363	90.63740202299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split51.sparql	1	warmup	1829	5880	15.609996587000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split51.sparql	96	stress	1591	5880	128.49848175399998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split51.sparql	98	stress	1181	5880	197.07313904	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split51.sparql	97	stress	766	5880	108.514932358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split22.sparql	1	warmup	1830	0	0.031724087000000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split22.sparql	96	stress	1351	0	0.14321188499999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split22.sparql	98	stress	303	0	43.477287996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split22.sparql	97	stress	1444	0	0.16447699300000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split44.sparql	1	warmup	1831	26082	41.43600761	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split44.sparql	96	stress	544	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split44.sparql	98	stress	375	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split44.sparql	97	stress	455	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split3.sparql	1	warmup	1832	342	17.851780407	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split3.sparql	96	stress	348	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split3.sparql	98	stress	609	342	115.787989634	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split3.sparql	97	stress	1486	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split70.sparql	1	warmup	1833	342	17.294032183	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split70.sparql	96	stress	655	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split70.sparql	98	stress	332	342	22.318266475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split70.sparql	97	stress	814	342	24.729318549000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split4.sparql	1	warmup	1834	45	0.118472298	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split4.sparql	96	stress	759	45	2.4857557590000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split4.sparql	98	stress	429	45	4.2362399910000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split4.sparql	97	stress	642	45	2.7109136080000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split78.sparql	1	warmup	1835	16	0.036290059	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split78.sparql	96	stress	318	16	0.447610141	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split78.sparql	98	stress	1906	16	0.132234007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split78.sparql	97	stress	1075	16	0.560545308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split10.sparql	1	warmup	1836	7	0.178311943	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split10.sparql	96	stress	1615	7	0.655183455	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split10.sparql	98	stress	1502	7	0.915924056	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split10.sparql	97	stress	641	7	1.0222402529999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split71.sparql	1	warmup	1837	0	11.770549554	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split71.sparql	96	stress	38	0	35.504086044000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split71.sparql	98	stress	851	0	0.8777498990000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split71.sparql	97	stress	1004	0	20.832098664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split64.sparql	1	warmup	1838	342	17.43309333	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split64.sparql	96	stress	1296	342	34.28996454999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split64.sparql	98	stress	604	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split64.sparql	97	stress	1831	342	277.451692391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split14.sparql	1	warmup	1839	0	1.043120597	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split14.sparql	96	stress	475	0	167.46478591899998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split14.sparql	98	stress	787	0	1.907231743	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split14.sparql	97	stress	1736	0	78.53994649100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split20.sparql	1	warmup	1840	4425	22.97293293	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split20.sparql	96	stress	1745	4425	147.147969693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split20.sparql	98	stress	1855	4425	141.77927604299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split20.sparql	97	stress	919	4425	61.147318176000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split90.sparql	1	warmup	1841	1424	48.35396660600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split90.sparql	96	stress	1607	1424	6.791560614	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split90.sparql	98	stress	1280	1424	80.15873938600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split90.sparql	97	stress	396	1424	68.036882405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split54.sparql	1	warmup	1842	0	0.7474642359999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split54.sparql	96	stress	185	0	20.37577693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split54.sparql	98	stress	577	0	14.791750356	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split54.sparql	97	stress	1515	0	0.8231556879999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split34.sparql	1	warmup	1843	210	0.8697090630000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split34.sparql	96	stress	1505	210	15.148485889000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split34.sparql	98	stress	1212	210	5.1914618589999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split34.sparql	97	stress	702	210	9.366443605	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split43.sparql	1	warmup	1844	1424	4.266446189	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split43.sparql	96	stress	1754	1424	239.62584935599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split43.sparql	98	stress	1230	1424	7.556301839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split43.sparql	97	stress	1884	1424	6.907829678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split23.sparql	1	warmup	1845	5817	10.320479537999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split23.sparql	96	stress	1086	5817	136.724475215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split23.sparql	98	stress	1202	5817	84.952735501	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split23.sparql	97	stress	76	5817	148.32483720800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split6.sparql	1	warmup	1846	5880	9.294120306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split6.sparql	96	stress	1647	5880	178.74978014400003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split6.sparql	98	stress	452	5880	133.29277599600002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split6.sparql	97	stress	310	5880	295.1084541300001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split30.sparql	1	warmup	1847	0	0.036601102	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split30.sparql	96	stress	240	0	0.244267277	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split30.sparql	98	stress	1527	0	0.547489201	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split30.sparql	97	stress	891	0	0.411022792	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split38.sparql	1	warmup	1848	209	13.811716452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split38.sparql	96	stress	31	209	0.781715367	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split38.sparql	98	stress	772	209	0.584844479	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split38.sparql	97	stress	816	209	0.6876806670000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split43.sparql	1	warmup	1849	6061	9.633388919	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split43.sparql	96	stress	927	6061	131.87738440200002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split43.sparql	98	stress	906	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split43.sparql	97	stress	145	6061	196.60962567	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split54.sparql	1	warmup	1850	4	0.032867851000000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split54.sparql	96	stress	574	4	0.28202786300000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split54.sparql	98	stress	560	4	0.6949279979999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split54.sparql	97	stress	1897	4	1.1303673909999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split47.sparql	1	warmup	1851	4	0.035724367	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split47.sparql	96	stress	1340	4	0.6772813990000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split47.sparql	98	stress	1022	4	0.353782252	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split47.sparql	97	stress	1078	4	0.242916815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split35.sparql	1	warmup	1852	54	0.111520736	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split35.sparql	96	stress	1675	54	6.603961016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split35.sparql	98	stress	211	54	4.458214723	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split35.sparql	97	stress	1214	54	3.077682692	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split39.sparql	1	warmup	1853	5816	8.311533690000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split39.sparql	96	stress	1131	5816	104.373904925	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split39.sparql	98	stress	1666	5816	240.023877022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split39.sparql	97	stress	1285	5816	157.280966211	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split44.sparql	1	warmup	1854	1424	4.293632265	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split44.sparql	96	stress	897	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split44.sparql	98	stress	532	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C1/C1_split44.sparql	97	stress	102	1424	52.389776156	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split49.sparql	1	warmup	1855	3069	5.0568458519999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split49.sparql	96	stress	1328	3069	77.958178623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split49.sparql	98	stress	1008	3069	113.86461362200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split49.sparql	97	stress	39	3069	65.64598820100001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split48.sparql	1	warmup	1856	29	0.063338226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split48.sparql	96	stress	739	29	2.914921457	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split48.sparql	98	stress	1506	29	1.300918513	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split48.sparql	97	stress	214	29	2.306918258	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split57.sparql	1	warmup	1857	114	0.7915960559999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split57.sparql	96	stress	1449	114	17.451213623	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split57.sparql	98	stress	205	114	17.021421727	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split57.sparql	97	stress	83	114	13.936121103	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split48.sparql	1	warmup	1858	0	0.032642399	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split48.sparql	96	stress	1210	0	0.138459369	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split48.sparql	98	stress	812	0	0.136191172	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split48.sparql	97	stress	97	0	0.179175693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split51.sparql	1	warmup	1859	1101	5.181578678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split51.sparql	96	stress	1477	1101	64.240637043	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split51.sparql	98	stress	907	1101	72.786798981	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split51.sparql	97	stress	925	1101	21.271194998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split29.sparql	1	warmup	1860	3	0.043297592	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split29.sparql	96	stress	1746	3	0.5601057530000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split29.sparql	98	stress	1326	3	0.093884211	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split29.sparql	97	stress	1302	3	0.49411222200000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split25.sparql	1	warmup	1861	0	0.032801603	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split25.sparql	96	stress	1967	0	0.344390514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split25.sparql	98	stress	538	0	0.142854122	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split25.sparql	97	stress	1259	0	0.134438651	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split34.sparql	1	warmup	1862	3508	4.571425733	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split34.sparql	96	stress	1603	3508	38.860421485	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split34.sparql	98	stress	1566	3508	45.927375446000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split34.sparql	97	stress	1726	3508	42.924367362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split6.sparql	1	warmup	1863	1424	4.264854696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split6.sparql	96	stress	1488	1424	95.754015094	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split6.sparql	98	stress	218	1424	66.926398288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split6.sparql	97	stress	1036	1424	82.085576737	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split64.sparql	1	warmup	1864	0	0.032334795	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split64.sparql	96	stress	1844	0	0.226283981	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split64.sparql	98	stress	1165	0	0.12146310199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split64.sparql	97	stress	1978	0	0.12170432800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split95.sparql	1	warmup	1865	3448	4.092346196	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split95.sparql	96	stress	334	3448	112.632243805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split95.sparql	98	stress	1336	3448	67.08666649	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split95.sparql	97	stress	1476	3448	60.485781518	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split62.sparql	1	warmup	1866	26082	6.0526112450000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split62.sparql	96	stress	552	26082	112.781725305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split62.sparql	98	stress	579	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split62.sparql	97	stress	1843	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L1/L1_split56.sparql	1	warmup	1867	6	0.052418756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split56.sparql	96	stress	1905	6	0.331260899	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split56.sparql	98	stress	58	6	0.63461905	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split56.sparql	97	stress	1418	6	1.083813469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split59.sparql	1	warmup	1868	3293	1.007617134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split59.sparql	96	stress	267	3293	131.83562934000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split59.sparql	98	stress	1830	3293	109.365056162	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split59.sparql	97	stress	914	3293	37.72549016	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split42.sparql	1	warmup	1869	3293	0.603514062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split42.sparql	96	stress	812	3293	62.671376773999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split42.sparql	98	stress	889	3293	81.223873357	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split42.sparql	97	stress	944	3293	58.68879438800001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split9.sparql	1	warmup	1870	4425	2.016951286	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split9.sparql	96	stress	272	4425	295.96052297200004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split9.sparql	98	stress	1066	4425	160.534946216	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split9.sparql	97	stress	1430	4425	101.14616553	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split92.sparql	1	warmup	1871	0	1.098037624	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split92.sparql	96	stress	270	0	47.935677541000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split92.sparql	98	stress	1708	0	11.623629978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split92.sparql	97	stress	718	0	36.60873642	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split87.sparql	1	warmup	1872	8993	47.789460046	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split87.sparql	96	stress	976	8993	88.42536382	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split87.sparql	98	stress	793	8993	251.150519107	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split87.sparql	97	stress	686	8993	135.584799043	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split19.sparql	1	warmup	1873	253	0.627878681	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split19.sparql	96	stress	1546	253	16.780066373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split19.sparql	98	stress	478	253	7.776403373	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split19.sparql	97	stress	1927	253	3.776839405	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split63.sparql	1	warmup	1874	695	4.350005725	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split63.sparql	96	stress	173	695	47.92663273	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split63.sparql	98	stress	1785	695	54.562369219	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split63.sparql	97	stress	1104	695	22.617510561	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split64.sparql	1	warmup	1875	2875	3.428815251	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split64.sparql	96	stress	1428	2875	35.782083301	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split64.sparql	98	stress	1573	2875	39.957072824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split64.sparql	97	stress	1039	2875	62.780871872000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split64.sparql	1	warmup	1876	46	0.11103910800000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split64.sparql	96	stress	1254	46	1.752779958	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split64.sparql	98	stress	651	46	5.032685694	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split64.sparql	97	stress	624	46	5.836514402000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split77.sparql	1	warmup	1877	1909	9.591811956	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split77.sparql	96	stress	1362	1909	70.65590244	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split77.sparql	98	stress	1500	1909	40.706252829	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split77.sparql	97	stress	103	1909	71.86276571	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split62.sparql	1	warmup	1878	27	0.5571986769999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split62.sparql	96	stress	750	27	13.090318802	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split62.sparql	98	stress	1879	27	2.629927621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split62.sparql	97	stress	1594	27	2.383971625	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split32.sparql	1	warmup	1879	99	0.17403034299999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split32.sparql	96	stress	9	99	9.663463696	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split32.sparql	98	stress	1640	99	3.661729305	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split32.sparql	97	stress	1442	99	8.137900404	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split16.sparql	1	warmup	1880	71	0.042682852	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split16.sparql	96	stress	845	71	1.363055591	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split16.sparql	98	stress	1863	71	1.6542075180000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split16.sparql	97	stress	158	71	0.812340301	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split45.sparql	1	warmup	1881	4	0.039119358	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split45.sparql	96	stress	1839	4	0.67999232	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split45.sparql	98	stress	1639	4	0.21069174	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split45.sparql	97	stress	937	4	0.17294993600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split17.sparql	1	warmup	1882	126	0.4921927370000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split17.sparql	96	stress	635	126	5.398111097	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split17.sparql	98	stress	24	126	5.0536697949999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split17.sparql	97	stress	1272	126	3.9040912760000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split47.sparql	1	warmup	1883	0	0.937755426	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split47.sparql	96	stress	1317	0	1.7210575909999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split47.sparql	98	stress	1365	0	1.797846132	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split47.sparql	97	stress	46	0	87.051932693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split33.sparql	1	warmup	1884	0	0.81786753	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split33.sparql	96	stress	434	0	1.825736121	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split33.sparql	98	stress	1033	0	14.700042419	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split33.sparql	97	stress	1503	0	0.937938261	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split7.sparql	1	warmup	1885	34	0.082423152	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split7.sparql	96	stress	1728	34	1.524553374	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split7.sparql	98	stress	596	34	2.197419978	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split7.sparql	97	stress	1657	34	1.660856686	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split7.sparql	1	warmup	1886	16	0.022177824	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split7.sparql	96	stress	502	16	0.5522782230000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split7.sparql	98	stress	551	16	0.8201295599999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split7.sparql	97	stress	180	16	0.6159694520000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split79.sparql	1	warmup	1887	30	0.17717062	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split79.sparql	96	stress	1201	30	10.876956619000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split79.sparql	98	stress	1633	30	3.827097256	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split79.sparql	97	stress	790	30	3.758108545	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split81.sparql	1	warmup	1888	21	0.064199232	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split81.sparql	96	stress	144	21	4.155022248	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split81.sparql	98	stress	1852	21	2.624116279	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split81.sparql	97	stress	271	21	1.684120979	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split59.sparql	1	warmup	1889	13	0.037123175	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split59.sparql	96	stress	1624	13	1.120065095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split59.sparql	98	stress	912	13	0.320527109	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split59.sparql	97	stress	888	13	0.9728325840000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split70.sparql	1	warmup	1890	3738	21.005584825000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split70.sparql	96	stress	491	3738	238.614757398	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split70.sparql	98	stress	961	3738	89.04868103599999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split70.sparql	97	stress	284	3738	191.634268308	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split11.sparql	1	warmup	1891	1088	5.8236025520000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split11.sparql	96	stress	1408	1088	86.65449542399998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split11.sparql	98	stress	223	1088	36.069112182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split11.sparql	97	stress	150	1088	4.19119046	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split10.sparql	1	warmup	1892	0	0.5269452170000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split10.sparql	96	stress	680	0	1.864043858	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split10.sparql	98	stress	22	0	1.0562295990000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split10.sparql	97	stress	1717	0	1.479975801	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split55.sparql	1	warmup	1893	114	0.616864463	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split55.sparql	96	stress	1111	114	35.916061998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split55.sparql	98	stress	1285	114	0.44525039200000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split55.sparql	97	stress	10	114	7.27491879	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split78.sparql	1	warmup	1894	0	1.092339819	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split78.sparql	96	stress	764	0	71.34477331000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split78.sparql	98	stress	936	0	88.026793474	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split78.sparql	97	stress	1049	0	41.143167744	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split45.sparql	1	warmup	1895	13001	67.488440965	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split45.sparql	96	stress	328	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split45.sparql	98	stress	1369	13001	146.346802934	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split45.sparql	97	stress	1011	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split65.sparql	1	warmup	1896	0	0.7741163609999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split65.sparql	96	stress	546	0	19.762620699	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split65.sparql	98	stress	441	0	1.7185877569999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split65.sparql	97	stress	1066	0	2.355612073	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split9.sparql	1	warmup	1897	16363	4.841210226	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split9.sparql	96	stress	592	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split9.sparql	98	stress	44	16363	166.876291259	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split9.sparql	97	stress	1116	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S6/S6_split73.sparql	1	warmup	1898	212	0.486973981	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split73.sparql	96	stress	1092	212	5.213172128	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split73.sparql	98	stress	1368	212	19.752210785	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split73.sparql	97	stress	1891	212	9.711097277999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split69.sparql	1	warmup	1899	27	0.079620987	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split69.sparql	96	stress	973	27	1.512975821	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split69.sparql	98	stress	1781	27	2.510629101	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split69.sparql	97	stress	792	27	0.9847002140000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split47.sparql	1	warmup	1900	66	0.623545907	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split47.sparql	96	stress	1896	66	3.36481423	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split47.sparql	98	stress	268	66	4.107439118	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split47.sparql	97	stress	649	66	5.1626930679999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split72.sparql	1	warmup	1901	2263	11.164410645	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split72.sparql	96	stress	399	2263	73.19091829199999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split72.sparql	98	stress	1810	2263	131.79046364299998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split72.sparql	97	stress	1940	2263	86.405607315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split74.sparql	1	warmup	1902	2196	9.022463583	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split74.sparql	96	stress	1873	2196	66.932842839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split74.sparql	98	stress	1037	2196	89.224401323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split74.sparql	97	stress	1777	2196	85.661306553	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split4.sparql	1	warmup	1903	342	17.795082853	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split4.sparql	96	stress	421	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split4.sparql	98	stress	578	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split4.sparql	97	stress	5	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split85.sparql	1	warmup	1904	0	0.03246798	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split85.sparql	96	stress	768	0	0.164083055	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split85.sparql	98	stress	329	0	0.052166927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split85.sparql	97	stress	537	0	0.172373323	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split54.sparql	1	warmup	1905	1290	6.285195696000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split54.sparql	96	stress	939	1290	31.50132585	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split54.sparql	98	stress	1569	1290	33.413020702000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split54.sparql	97	stress	1670	1290	94.389520617	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split60.sparql	1	warmup	1906	2404	2.5712983940000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split60.sparql	96	stress	776	2404	37.267934526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split60.sparql	98	stress	363	2404	58.242288644	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split60.sparql	97	stress	1696	2404	53.203656881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split71.sparql	1	warmup	1907	3285	2.572737247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split71.sparql	96	stress	190	3285	30.035126323000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split71.sparql	98	stress	1563	3285	64.242973884	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split71.sparql	97	stress	449	3285	67.695646721	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split75.sparql	1	warmup	1908	26082	4.834224970999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split75.sparql	96	stress	487	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split75.sparql	98	stress	802	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split75.sparql	97	stress	115	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F4/F4_split74.sparql	1	warmup	1909	2351	2.155048851	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split74.sparql	96	stress	1653	2351	44.432623143	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split74.sparql	98	stress	1814	2351	80.187181302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split74.sparql	97	stress	1322	2351	92.092197911	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split16.sparql	1	warmup	1910	720	0.475989844	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split16.sparql	96	stress	909	720	42.417217287	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split16.sparql	98	stress	1013	720	33.140503069	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split16.sparql	97	stress	1051	720	32.121185493	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split51.sparql	1	warmup	1911	0	0.731857665	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split51.sparql	96	stress	1255	0	2.940851303	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split51.sparql	98	stress	1324	0	1.275197732	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split51.sparql	97	stress	742	0	1.47052269	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split27.sparql	1	warmup	1912	342	17.319615455999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split27.sparql	96	stress	104	342	38.226979231	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split27.sparql	98	stress	124	342	31.011444704000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split27.sparql	97	stress	91	342	26.403097529	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split5.sparql	1	warmup	1913	2263	0.463007541	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split5.sparql	96	stress	965	2263	166.804451882	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split5.sparql	98	stress	1067	2263	108.33673228200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split5.sparql	97	stress	1293	2263	76.28703288899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split27.sparql	1	warmup	1914	37	0.032924134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split27.sparql	96	stress	1753	37	0.442182872	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split27.sparql	98	stress	123	37	0.49195121299999994	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split27.sparql	97	stress	1733	37	0.374743818	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split41.sparql	1	warmup	1915	6061	0.625840177	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split41.sparql	96	stress	805	6061	94.724802756	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split41.sparql	98	stress	510	6061	152.89550877300002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split41.sparql	97	stress	637	6061	263.233804119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split79.sparql	1	warmup	1916	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split79.sparql	96	stress	449	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split79.sparql	98	stress	462	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split79.sparql	97	stress	188	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split31.sparql	1	warmup	1917	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split31.sparql	96	stress	1993	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split31.sparql	98	stress	1357	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split31.sparql	97	stress	474	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S7/S7_split62.sparql	1	warmup	1918	0	0.057241787999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split62.sparql	96	stress	1548	0	0.108918541	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split62.sparql	98	stress	81	0	0.062182765999999993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split62.sparql	97	stress	613	0	0.070697957	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split75.sparql	1	warmup	1919	2843	63.515385037	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split75.sparql	96	stress	1004	2843	42.575600168	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split75.sparql	98	stress	357	2843	96.46231758799999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split75.sparql	97	stress	1037	2843	69.601717532	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split2.sparql	1	warmup	1920	79	4.788794232	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split2.sparql	96	stress	1279	79	4.019305483999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split2.sparql	98	stress	1203	79	2.00979386	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split2.sparql	97	stress	1985	79	8.422619007	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split90.sparql	1	warmup	1921	2620	42.95121969	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split90.sparql	96	stress	560	2620	21.221888502	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split90.sparql	98	stress	599	2620	103.919641831	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split90.sparql	97	stress	148	2620	33.352506632	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split37.sparql	1	warmup	1922	3730	32.001168504	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split37.sparql	96	stress	1314	3730	52.091454082	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split37.sparql	98	stress	406	3730	209.88937175599997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split37.sparql	97	stress	1737	3730	92.380435526	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split93.sparql	1	warmup	1923	0	0.28809750300000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split93.sparql	96	stress	1324	0	0.08536343199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split93.sparql	98	stress	1103	0	0.669902949	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split93.sparql	97	stress	751	0	0.11531781199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split45.sparql	1	warmup	1924	269	10.408565507999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split45.sparql	96	stress	706	269	11.928987176	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split45.sparql	98	stress	138	269	44.924085046	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split45.sparql	97	stress	263	269	24.716314218	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split74.sparql	1	warmup	1925	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split74.sparql	96	stress	646	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C2/C2_split74.sparql	98	stress	1245	342	123.92640577700001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split74.sparql	97	stress	1584	342	99.60130441	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split28.sparql	1	warmup	1926	3062	87.865540813	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split28.sparql	96	stress	1692	3062	0.694055578	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split28.sparql	98	stress	1529	3062	77.806057736	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split28.sparql	97	stress	239	3062	76.26180725500002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split65.sparql	1	warmup	1927	1045	9.550534286	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split65.sparql	96	stress	1159	1045	30.07103318	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split65.sparql	98	stress	794	1045	28.161427003000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split65.sparql	97	stress	1079	1045	24.058981499	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split87.sparql	1	warmup	1928	2922	58.327272126000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split87.sparql	96	stress	1125	2922	76.676753229	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split87.sparql	98	stress	1234	2922	56.29980477	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split87.sparql	97	stress	698	2922	94.98151414899999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split21.sparql	1	warmup	1929	8	0.33305678	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split21.sparql	96	stress	1143	8	0.516686237	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split21.sparql	98	stress	1167	8	0.768673426	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split21.sparql	97	stress	1643	8	1.9105193219999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split73.sparql	1	warmup	1930	16363	264.18930247	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split73.sparql	96	stress	1945	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split73.sparql	98	stress	955	16363	156.88295451800002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split73.sparql	97	stress	149	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	F1/F1_split55.sparql	1	warmup	1931	332	10.111042154000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split55.sparql	96	stress	350	332	12.974331934	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split55.sparql	98	stress	182	332	5.25769292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split55.sparql	97	stress	842	332	12.988936007000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split85.sparql	1	warmup	1932	5848	23.269784398000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split85.sparql	96	stress	1901	5848	11.711007679000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split85.sparql	98	stress	1871	5848	284.614155325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split85.sparql	97	stress	6	5848	200.525719117	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split37.sparql	1	warmup	1933	9	0.040881542	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split37.sparql	96	stress	1407	9	0.503108134	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split37.sparql	98	stress	454	9	0.309218889	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split37.sparql	97	stress	1654	9	0.483907914	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split63.sparql	1	warmup	1934	0	0.032668633999999995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split63.sparql	96	stress	486	0	0.14831029799999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split63.sparql	98	stress	447	0	0.085998306	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split63.sparql	97	stress	1617	0	0.111031601	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split55.sparql	1	warmup	1935	0	5.563594085	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split55.sparql	96	stress	1320	0	1.271860107	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split55.sparql	98	stress	534	0	16.838886521	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split55.sparql	97	stress	1348	0	18.180169117000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split52.sparql	1	warmup	1936	721	4.2881973150000015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split52.sparql	96	stress	728	721	33.840496568	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split52.sparql	98	stress	227	721	40.851498609000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split52.sparql	97	stress	183	721	30.04090454	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split98.sparql	1	warmup	1937	1711	5.830990666	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split98.sparql	96	stress	1012	1711	29.980030516	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split98.sparql	98	stress	1045	1711	43.323866125	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split98.sparql	97	stress	678	1711	37.275444124	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split49.sparql	1	warmup	1938	2671	16.42426653	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split49.sparql	96	stress	1616	2671	130.3118732	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split49.sparql	98	stress	1044	2671	140.90483822500005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split49.sparql	97	stress	1581	2671	95.053480861	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split62.sparql	1	warmup	1939	70	0.5661555939999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split62.sparql	96	stress	1521	70	3.929094452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split62.sparql	98	stress	76	70	3.0730161760000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split62.sparql	97	stress	2	70	14.722279202000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split52.sparql	1	warmup	1940	1424	65.354885001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split52.sparql	96	stress	21	1424	176.87391665599998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split52.sparql	98	stress	1750	1424	219.725573687	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split52.sparql	97	stress	1101	1424	7.965820469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split36.sparql	1	warmup	1941	259	0.788576797	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split36.sparql	96	stress	1708	259	4.018450292	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split36.sparql	98	stress	833	259	4.8541882460000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split36.sparql	97	stress	1669	259	10.770385425	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split88.sparql	1	warmup	1942	342	93.490100391	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split88.sparql	96	stress	1870	342	22.976371959	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split88.sparql	98	stress	1861	342	28.717972563000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split88.sparql	97	stress	159	342	22.488651327	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split84.sparql	1	warmup	1943	2060	6.953105676	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split84.sparql	96	stress	1482	2060	148.310650759	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split84.sparql	98	stress	568	2060	98.15401733200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split84.sparql	97	stress	380	2060	35.506211469	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split18.sparql	1	warmup	1944	46	0.434154717	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split18.sparql	96	stress	682	46	4.59183049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split18.sparql	98	stress	820	46	4.920934989	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split18.sparql	97	stress	1773	46	13.471790124000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split60.sparql	1	warmup	1945	1045	0.39404643	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split60.sparql	96	stress	981	1045	20.736197263	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split60.sparql	98	stress	1089	1045	0.640511182	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split60.sparql	97	stress	241	1045	30.785856108	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split95.sparql	1	warmup	1946	2	0.028500647	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split95.sparql	96	stress	509	2	0.6335214419999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split95.sparql	98	stress	1847	2	0.408300415	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S7/S7_split95.sparql	97	stress	1081	2	0.168023082	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split10.sparql	1	warmup	1947	3069	6.149558739	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split10.sparql	96	stress	198	3069	32.304630734	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split10.sparql	98	stress	1349	3069	24.853028546999997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split10.sparql	97	stress	42	3069	53.616935376	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split25.sparql	1	warmup	1948	0	0.772172302	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split25.sparql	96	stress	1003	0	1.023059364	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split25.sparql	98	stress	698	0	1.183048395	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split25.sparql	97	stress	700	0	1.336671772	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split88.sparql	1	warmup	1949	1391	5.594751302000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split88.sparql	96	stress	137	1391	51.550595445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split88.sparql	98	stress	342	1391	33.900286005000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split88.sparql	97	stress	562	1391	18.203416621	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split28.sparql	1	warmup	1950	1424	4.775893946	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split28.sparql	96	stress	652	1424	145.022023	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split28.sparql	98	stress	1155	1424	6.575702164	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split28.sparql	97	stress	363	1424	10.070459993	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split75.sparql	1	warmup	1951	924	6.373424968999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split75.sparql	96	stress	1588	924	22.242515029	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split75.sparql	98	stress	443	924	44.960920888000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split75.sparql	97	stress	1694	924	39.36753063000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split31.sparql	1	warmup	1952	5894	12.073982767999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split31.sparql	96	stress	1851	5894	261.280737092	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split31.sparql	98	stress	49	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split31.sparql	97	stress	1923	5894	143.094348437	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split14.sparql	1	warmup	1953	52	0.131466848	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split14.sparql	96	stress	1170	52	1.547866875	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split14.sparql	98	stress	59	52	2.426897648	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split14.sparql	97	stress	856	52	4.693166563	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split73.sparql	1	warmup	1954	0	6.46488984	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split73.sparql	96	stress	26	0	47.188128015	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split73.sparql	98	stress	1687	0	0.817182973	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split73.sparql	97	stress	114	0	1.970594475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split29.sparql	1	warmup	1955	278	1.4296083229999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split29.sparql	96	stress	1386	278	18.839834657	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split29.sparql	98	stress	1994	278	22.629636133	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split29.sparql	97	stress	297	278	24.219125975	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split7.sparql	1	warmup	1956	5810	10.476990049	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split7.sparql	96	stress	192	5810	118.928053815	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split7.sparql	98	stress	1071	5810	225.711746319	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split7.sparql	97	stress	1319	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split2.sparql	1	warmup	1957	98	0.05974637100000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split2.sparql	96	stress	1293	98	1.030366649	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split2.sparql	98	stress	455	98	0.574288511	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split2.sparql	97	stress	1475	98	0.086459461	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split25.sparql	1	warmup	1958	16363	6.64927325	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split25.sparql	96	stress	1366	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split25.sparql	98	stress	1771	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split25.sparql	97	stress	1128	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split2.sparql	1	warmup	1959	8008	54.55594161000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split2.sparql	96	stress	1109	8008	38.989870234	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split2.sparql	98	stress	724	8008	229.272220288	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split2.sparql	97	stress	1936	8008	290.37646475	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split44.sparql	1	warmup	1960	5	0.035555817	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split44.sparql	96	stress	1381	5	0.34603362600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split44.sparql	98	stress	349	5	0.479535544	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split44.sparql	97	stress	1715	5	0.318914362	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split35.sparql	1	warmup	1961	1102	5.9223201849999985	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split35.sparql	96	stress	402	1102	66.261605028	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split35.sparql	98	stress	317	1102	54.408961356000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split35.sparql	97	stress	927	1102	21.123239525	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split81.sparql	1	warmup	1962	331	1.1950795859999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split81.sparql	96	stress	849	331	30.14816705	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split81.sparql	98	stress	611	331	10.94471472	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split81.sparql	97	stress	1564	331	21.55662221	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split24.sparql	1	warmup	1963	1424	4.6893945530000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split24.sparql	96	stress	1854	1424	6.062677676	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split24.sparql	98	stress	1942	1424	8.672552247999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C1/C1_split24.sparql	97	stress	975	1424	136.32771331200001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split6.sparql	1	warmup	1964	1239	7.657490371000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split6.sparql	96	stress	529	1239	124.135030535	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split6.sparql	98	stress	380	1239	68.42007006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F3/F3_split6.sparql	97	stress	1712	1239	57.834675438000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split4.sparql	1	warmup	1965	0	1.0561171	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split4.sparql	96	stress	636	0	1.483715572	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split4.sparql	98	stress	381	0	14.674437132000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split4.sparql	97	stress	377	0	75.157863392	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split75.sparql	1	warmup	1966	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split75.sparql	96	stress	1551	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split75.sparql	98	stress	1042	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split75.sparql	97	stress	1377	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split89.sparql	1	warmup	1967	0	0.052022264000000006	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split89.sparql	96	stress	1113	0	0.190507112	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split89.sparql	98	stress	1531	0	0.24214853600000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split89.sparql	97	stress	1171	0	0.185770528	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split36.sparql	1	warmup	1968	1571	11.455579452	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split36.sparql	96	stress	735	1571	35.720212774000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split36.sparql	98	stress	91	1571	0.64518215	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split36.sparql	97	stress	1992	1571	39.948425514	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split28.sparql	1	warmup	1969	8008	13.20304429	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split28.sparql	96	stress	539	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split28.sparql	98	stress	27	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split28.sparql	97	stress	1826	8008	243.10373789099998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split41.sparql	1	warmup	1970	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split41.sparql	96	stress	527	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split41.sparql	98	stress	1651	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split41.sparql	97	stress	1030	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S5/S5_split2.sparql	1	warmup	1971	0	18.74024428	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split2.sparql	96	stress	1742	0	1.310808073	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split2.sparql	98	stress	1582	0	1.1635634110000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split2.sparql	97	stress	208	0	30.247632573	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split91.sparql	1	warmup	1972	8993	60.01656508600001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split91.sparql	96	stress	1300	8993	144.12552151699998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split91.sparql	98	stress	1605	8993	227.86544767400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S2/S2_split91.sparql	97	stress	601	8993	14.308415132999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split5.sparql	1	warmup	1973	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split5.sparql	96	stress	57	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split5.sparql	98	stress	721	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split5.sparql	97	stress	1152	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L3/L3_split10.sparql	1	warmup	1974	8	0.202887443	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split10.sparql	96	stress	789	8	0.21298262899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split10.sparql	98	stress	1153	8	0.185193953	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split10.sparql	97	stress	1597	8	0.35579192200000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split80.sparql	1	warmup	1975	4	1.473226346	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split80.sparql	96	stress	495	4	1.1605954200000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split80.sparql	98	stress	1323	4	0.34664117800000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split80.sparql	97	stress	118	4	0.462267885	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split62.sparql	1	warmup	1976	0	1.14940211	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split62.sparql	96	stress	696	0	0.09494030199999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split62.sparql	98	stress	391	0	0.904568519	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split62.sparql	97	stress	690	0	0.232606883	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split71.sparql	1	warmup	1977	26082	164.81213145700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split71.sparql	96	stress	1927	26082	156.678377856	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split71.sparql	98	stress	1363	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split71.sparql	97	stress	178	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split19.sparql	1	warmup	1978	2063	7.000303421	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split19.sparql	96	stress	797	2063	49.525215974	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split19.sparql	98	stress	870	2063	49.289862418	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split19.sparql	97	stress	318	2063	37.44730389	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split11.sparql	1	warmup	1979	62	0.314642315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split11.sparql	96	stress	276	62	3.36985253	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split11.sparql	98	stress	778	62	3.384646683	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F5/F5_split11.sparql	97	stress	886	62	4.452241624	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split86.sparql	1	warmup	1980	209	3.866056682	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split86.sparql	96	stress	127	209	89.335844995	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split86.sparql	98	stress	246	209	2.641050295	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split86.sparql	97	stress	20	209	2.947340881	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split46.sparql	1	warmup	1981	0	42.012199386	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split46.sparql	96	stress	648	0	88.877495021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split46.sparql	98	stress	289	0	1.7715480559999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split46.sparql	97	stress	1224	0	1.421863136	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split73.sparql	1	warmup	1982	342	283.29539602299997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split73.sparql	96	stress	1243	342	29.058244573000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split73.sparql	98	stress	431	342	56.377681939	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C2/C2_split73.sparql	97	stress	655	342	251.73913766099997	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split60.sparql	1	warmup	1983	3191	18.960321596	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split60.sparql	96	stress	261	3191	210.651388927	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split60.sparql	98	stress	875	3191	102.257058021	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split60.sparql	97	stress	1163	3191	58.254662636999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split69.sparql	1	warmup	1984	406	8.785719275	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split69.sparql	96	stress	1525	406	9.098469556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split69.sparql	98	stress	1499	406	29.366584624	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F2/F2_split69.sparql	97	stress	1352	406	41.152237751	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split32.sparql	1	warmup	1985	1	0.040246322	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split32.sparql	96	stress	1744	1	0.17740519000000002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split32.sparql	98	stress	1387	1	0.455305019	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split32.sparql	97	stress	25	1	0.247538573	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split80.sparql	1	warmup	1986	16363	42.693967315	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split80.sparql	96	stress	1234	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L2/L2_split80.sparql	98	stress	1109	16363	295.68072934099996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split80.sparql	97	stress	719	16363	217.91994872700002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split47.sparql	1	warmup	1987	44	0.6425775570000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split47.sparql	96	stress	1301	44	1.06477839	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split47.sparql	98	stress	1978	44	4.527259805	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S6/S6_split47.sparql	97	stress	760	44	3.57803029	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split52.sparql	1	warmup	1988	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split52.sparql	96	stress	1781	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split52.sparql	98	stress	1101	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split52.sparql	97	stress	112	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split29.sparql	1	warmup	1989	26082	146.510257819	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L5/L5_split29.sparql	96	stress	1022	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split29.sparql	98	stress	392	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split29.sparql	97	stress	1689	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	S1/S1_split34.sparql	1	warmup	1990	0	0.222855387	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split34.sparql	96	stress	482	0	0.118465095	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split34.sparql	98	stress	1058	0	0.217090266	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split34.sparql	97	stress	1239	0	0.28465249800000003	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split7.sparql	1	warmup	1991	17	1.285651735	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split7.sparql	96	stress	455	17	2.059666907	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split7.sparql	98	stress	484	17	3.7737427119999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S4/S4_split7.sparql	97	stress	704	17	3.202663067	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split80.sparql	1	warmup	1992	5	0.34513877400000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split80.sparql	96	stress	1837	5	0.7641484550000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split80.sparql	98	stress	1550	5	0.681891107	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split80.sparql	97	stress	889	5	0.996327119	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split5.sparql	1	warmup	1993	4	0.17742413899999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split5.sparql	96	stress	838	4	0.6800210170000001	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split5.sparql	98	stress	595	4	0.6824632209999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S1/S1_split5.sparql	97	stress	1607	4	0.97125077	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split73.sparql	1	warmup	1994	10	0.51475704	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split73.sparql	96	stress	226	10	1.830278445	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split73.sparql	98	stress	1870	10	2.230129161	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L1/L1_split73.sparql	97	stress	1922	10	1.303088447	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split93.sparql	1	warmup	1995	8008	93.98935255299999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split93.sparql	96	stress	1871	8008	217.57756599	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split93.sparql	98	stress	601	8008	103.455022115	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L2/L2_split93.sparql	97	stress	52	8008	236.98215325799998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split30.sparql	1	warmup	1996	421	18.395770760999998	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split30.sparql	96	stress	1877	421	15.590812278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split30.sparql	98	stress	1676	421	7.407657778	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F1/F1_split30.sparql	97	stress	1176	421	9.349038664	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split7.sparql	1	warmup	1997	0	23.650724882	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split7.sparql	96	stress	1421	0	6.843819299	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split7.sparql	98	stress	1583	0	0.816987948	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S5/S5_split7.sparql	97	stress	1621	0	1.1448455929999999	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split80.sparql	1	warmup	1998	5725	82.906370314	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split80.sparql	96	stress	640	5725	183.97394054400002	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L4/L4_split80.sparql	98	stress	1107	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L4/L4_split80.sparql	97	stress	607	5725	4.143942767	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split14.sparql	1	warmup	1999	2758	42.602764093000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split14.sparql	96	stress	1739	2758	61.312913151000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split14.sparql	98	stress	1146	2758	35.170111555000005	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	F4/F4_split14.sparql	97	stress	556	2758	53.157164278	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split34.sparql	1	warmup	2000	0	37.04125556	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split34.sparql	96	stress	1898	0	2.938914022	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split34.sparql	98	stress	1772	0	84.058475933	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	S3/S3_split34.sparql	97	stress	1354	0	3.5103079439999996	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split49.sparql	1	warmup	2001	21	0.197200769	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split49.sparql	96	stress	607	21	0.691996693	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split49.sparql	98	stress	759	21	0.38317100600000004	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	L3/L3_split49.sparql	97	stress	1864	21	0.618161328	SUCCESS	CORRECT
Bla_N1_32_W1000_Def	C3/C3_split82.sparql	1	warmup	2002	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split82.sparql	96	stress	1540	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split82.sparql	98	stress	1767	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	C3/C3_split82.sparql	97	stress	966	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split42.sparql	1	warmup	2003	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split42.sparql	96	stress	1678	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split42.sparql	98	stress	1480	-1	300.0	TIMEOUT	INCORRECT
Bla_N1_32_W1000_Def	L5/L5_split42.sparql	97	stress	301	-1	300.0	TIMEOUT	INCORRECT
