
---------- Begin Simulation Statistics ----------
final_tick                                51653904500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717216                       # Number of bytes of host memory used
host_op_rate                                   128947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1287.50                       # Real time elapsed on the host
host_tick_rate                               40119479                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051654                       # Number of seconds simulated
sim_ticks                                 51653904500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33114049                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73402323                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.033078                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.033078                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47726989                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29458391                       # number of floating regfile writes
system.cpu.idleCycles                          196524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               162204                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5752176                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.883472                       # Inst execution rate
system.cpu.iew.exec_refs                     54965754                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16800787                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18822637                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38374106                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                305                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8285                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18229722                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           197604968                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38164967                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            409548                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194577370                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  94586                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3686984                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 401736                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3764868                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            593                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        85668                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          76536                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257773644                       # num instructions consuming a value
system.cpu.iew.wb_count                     190757420                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568941                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146657991                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.846496                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194209864                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321152299                       # number of integer regfile reads
system.cpu.int_regfile_writes               144561172                       # number of integer regfile writes
system.cpu.ipc                               0.967981                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.967981                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4241475      2.18%      2.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111480958     57.17%     59.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6326531      3.24%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                106519      0.05%     62.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448791      0.74%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3045      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863303      1.47%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7632      0.00%     64.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869736      1.47%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2312      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781128      2.45%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386453      1.22%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              19      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347061      1.72%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26629099     13.66%     85.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10746717      5.51%     90.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11614187      5.96%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6131603      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194986921                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39260000                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76640624                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36786197                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50973008                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3714002                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019047                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  583480     15.71%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     86      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   47      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 439486     11.83%     27.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                791295     21.31%     48.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1624151     43.73%     92.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           275381      7.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155199448                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          420219789                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    153971223                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         178217940                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  197501171                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194986921                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              103797                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31585435                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             61286                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          98408                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12025057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103111286                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.891034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.145882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44455504     43.11%     43.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9896180      9.60%     52.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13215165     12.82%     65.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11155466     10.82%     76.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10289324      9.98%     86.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6184576      6.00%     92.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3835707      3.72%     96.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2535317      2.46%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1544047      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103111286                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.887436                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2243063                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2093404                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38374106                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18229722                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70252225                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103307810                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853521                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1258                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6645206                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4684764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            122868                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3475809                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3457526                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.473993                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  685925                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          650336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             570004                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            80332                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1593                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25779786                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            121690                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99459290                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.669220                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.565712                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50058690     50.33%     50.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19983293     20.09%     70.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8529077      8.58%     79.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3110591      3.13%     82.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3094525      3.11%     85.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1833853      1.84%     87.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1236737      1.24%     88.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2221744      2.23%     90.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9390780      9.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99459290                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9390780                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42661587                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42661587                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44045958                       # number of overall hits
system.cpu.dcache.overall_hits::total        44045958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       498407                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498407                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       652289                       # number of overall misses
system.cpu.dcache.overall_misses::total        652289                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33130948438                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33130948438                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33130948438                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33130948438                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43159994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43159994                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44698247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44698247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014593                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014593                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66473.682027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66473.682027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50791.824541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50791.824541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       364560                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.573679                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172624                       # number of writebacks
system.cpu.dcache.writebacks::total            172624                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       131901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       131901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       131901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       131901                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366506                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423450                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24273430939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24273430939                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28520496939                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28520496939                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008492                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008492                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009474                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009474                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66229.286667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66229.286667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67352.690847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67352.690847                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34306142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34306142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       330568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        330568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20787406500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20787406500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34636710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34636710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009544                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62883.904371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62883.904371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       131892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       131892                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12098017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12098017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005736                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60893.197971                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60893.197971                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355445                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167839                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12343541938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12343541938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73543.943529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73543.943529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12175413939                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12175413939                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72546.111774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72546.111774                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1384371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1384371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       153882                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       153882                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1538253                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1538253                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100037                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100037                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56944                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4247066000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4247066000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74583.204552                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74583.204552                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.689193                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44469407                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423449                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.017150                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.689193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89819943                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89819943                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7997772                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68690257                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11272183                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14749338                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 401736                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3113545                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1987                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201189978                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9405                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38138836                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16800878                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5633                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        184384                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13282905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119728450                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6645206                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4713455                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89417885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  807324                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  817                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5986                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12927822                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 53182                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          103111286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.063455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.219733                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67940770     65.89%     65.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2002517      1.94%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3685187      3.57%     71.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2621621      2.54%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1974991      1.92%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2059319      2.00%     77.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1435264      1.39%     79.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2413331      2.34%     81.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18978286     18.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            103111286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064324                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.158949                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12923110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12923110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12923110                       # number of overall hits
system.cpu.icache.overall_hits::total        12923110                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4712                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4712                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4712                       # number of overall misses
system.cpu.icache.overall_misses::total          4712                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    275719500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    275719500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    275719500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    275719500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12927822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12927822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12927822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12927822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000364                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000364                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000364                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000364                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58514.325127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58514.325127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58514.325127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58514.325127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          827                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.647059                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3310                       # number of writebacks
system.cpu.icache.writebacks::total              3310                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          889                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          889                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          889                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          889                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3823                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3823                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3823                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3823                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    225488500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225488500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    225488500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225488500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000296                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000296                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000296                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000296                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58982.082134                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58982.082134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58982.082134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58982.082134                       # average overall mshr miss latency
system.cpu.icache.replacements                   3310                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12923110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12923110                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4712                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4712                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    275719500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    275719500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12927822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12927822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000364                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58514.325127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58514.325127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          889                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          889                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3823                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    225488500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225488500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000296                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58982.082134                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58982.082134                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.362176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12926933                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3823                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3381.358357                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.362176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25859467                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25859467                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12928694                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1137                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1952626                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7633158                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  455                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 593                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9706517                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                10345                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   4495                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51653904500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 401736                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12761487                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25993334                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2983                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21030725                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              42921021                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              198867157                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 28683                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22044979                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1544104                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16227682                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              30                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           251206780                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   485058416                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                328933595                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  49076097                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 26090791                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66473663                       # count of insts added to the skid buffer
system.cpu.rob.reads                        278233536                       # The number of ROB reads
system.cpu.rob.writes                       387250979                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38587                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39521                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 934                       # number of overall hits
system.l2.overall_hits::.cpu.data               38587                       # number of overall hits
system.l2.overall_hits::total                   39521                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384863                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387750                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2887                       # number of overall misses
system.l2.overall_misses::.cpu.data            384863                       # number of overall misses
system.l2.overall_misses::total                387750                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    209649500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27457493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27667142500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    209649500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27457493000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27667142500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423450                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423450                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.755561                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907504                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.755561                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907504                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72618.462071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71343.550822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71353.043198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72618.462071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71343.550822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71353.043198                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165749                       # number of writebacks
system.l2.writebacks::total                    165749                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387750                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387750                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    180166750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23522924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23703090750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    180166750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23522924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23703090750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.755561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907504                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.755561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907504                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62406.217527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61120.253181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61129.827853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62406.217527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61120.253181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61129.827853                       # average overall mshr miss latency
system.l2.replacements                         380258                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172624                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172624                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172624                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3306                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3306                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3306                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3306                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2168                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2168                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165664                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165664                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11883304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11883304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71731.362879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71731.362879                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10189307750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10189307750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61505.865789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61505.865789                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209649500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209649500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.755561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.755561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72618.462071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72618.462071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    180166750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    180166750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.755561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.755561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62406.217527                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62406.217527                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15574188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15574188500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255618                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71050.454154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71050.454154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13333616250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13333616250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60828.818790                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60828.818790                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8126.926737                       # Cycle average of tags in use
system.l2.tags.total_refs                      853473                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388450                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197124                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.098179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.916833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8034.911725                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992056                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4760                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7216530                       # Number of tag accesses
system.l2.tags.data_accesses                  7216530                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003946758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941234                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387749                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165749                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387749                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165749                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387749                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  353507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   24251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.947088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.479350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    237.481779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9902     99.61%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           23      0.23%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.670657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.641080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6759     67.99%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              129      1.30%     69.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2690     27.06%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              309      3.11%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               40      0.40%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24815936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10607936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    480.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51653815500                       # Total gap between requests
system.mem_ctrls.avgGap                      93322.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       184768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24630592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3577038.401811425574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 476838919.311511099339                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205333403.208657741547                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2887                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384862                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165749                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84892250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10822445500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1251855264500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29405.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28120.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7552716.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       184768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24631168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24815936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       184768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       184768                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10607936                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2887                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384862                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387749                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165749                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3577038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    476850070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        480427109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3577038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3577038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205365618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205365618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205365618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3577038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    476850070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       685792726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387740                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165723                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23888                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3637212750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10907337750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9380.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28130.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326228                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             138928                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.111652                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   251.171866                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   347.651187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        23094     26.15%     26.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17258     19.54%     45.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9056     10.26%     55.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9130     10.34%     66.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5471      6.20%     72.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3864      4.38%     76.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4666      5.28%     82.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3688      4.18%     86.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12074     13.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24815360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              480.415958                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.333403                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       313238940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       166479060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390736340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429793920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4076907120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19263707460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3613030080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29253892920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.344272                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9149501250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1724580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40779823250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       317273040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168623235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377727260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435280140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4076907120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19074491400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3772369920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29222672115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.739849                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9564321750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1724580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40365002750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165749                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213288                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165664                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165664                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35423872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35423872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35423872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387750                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357445750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484686250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3310                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464822                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255618                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10954                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269838                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280792                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       456384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38148672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38605056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380260                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807532                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001574                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806261     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1271      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807532                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51653904500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602694500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5736496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635174000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
