#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar  6 13:13:22 2025
# Process ID: 4096
# Current directory: /home/bdwatkin
# Command line: vivado
# Log file: /home/bdwatkin/vivado.log
# Journal file: /home/bdwatkin/vivado.jou
# Running On: BELSPC0022L, OS: Linux, CPU Frequency: 3401.393 MHz, CPU Physical cores: 4, Host memory: 16627 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/bdwatkin/Desktop/Lab_6/Lab_6.xpr
INFO: [Project 1-313] Project file moved from '/home/bdwatkin/.Xil/Vivado-49932-BELSPC0129L/PrjAr/_X_' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bdwatkin/Desktop/Lab_6/Lab_6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/Desktop/Lab_6/Lab_6.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/Desktop/Lab_6/Lab_6.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
current_fileset -simset [ get_filesets sim_1 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testSyncs'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bdwatkin/Desktop/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testSyncs' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bdwatkin/Desktop/Lab_6/Lab_6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj testSyncs_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/16bitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/8bitcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD8L
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Molecule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Molecule
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/PixelPosition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelPosition
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/PixelProcesssor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PixelProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Lab6Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6Top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/FramesToSec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FramesToSec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Hex7Seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7Seg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/RingCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RingCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/GameState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GameState
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sources_1/new/Flasher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Flasher
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/SimLab6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimLab6
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/simProvidedTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/new/PixPosTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimPixPos
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bdwatkin/Desktop/Lab_6/Lab_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bdwatkin/Desktop/Lab_6/Lab_6.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4(INIT=16'b1000000000000000)
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3(INIT=8'b10000000)
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.labVGA_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.countUD8L
Compiling module xil_defaultlib.countUD16L
Compiling module xil_defaultlib.Molecule
Compiling module xil_defaultlib.FramesToSec
Compiling module xil_defaultlib.GameState
Compiling module xil_defaultlib.Flasher
Compiling module xil_defaultlib.PixelPosition
Compiling module xil_defaultlib.PixelProcessor
Compiling module xil_defaultlib.RingCounter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.Lab6Top
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7741.203 ; gain = 0.000 ; free physical = 10471 ; free virtual = 15270
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bdwatkin/Desktop/Lab_6/Lab_6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testSyncs_behav -key {Behavioral:sim_1:Functional:testSyncs} -tclbatch {testSyncs.tcl} -view {/home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Lab_6/testSyncs_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/bdwatkin/Desktop/Lab_6/Lab_6.srcs/sim_1/imports/Lab_6/testSyncs_behav.wcfg
source testSyncs.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testSyncs_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 7823.312 ; gain = 82.109 ; free physical = 10486 ; free virtual = 15294
run 16 ms
run: Time (s): cpu = 00:00:29 ; elapsed = 00:01:34 . Memory (MB): peak = 7841.578 ; gain = 18.266 ; free physical = 10426 ; free virtual = 15309
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-21:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31403A
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/Lab_6/Lab_6.runs/impl_1/Lab6Top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/Lab_6/Lab_6.runs/impl_1/Lab6Top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: xsimkernel Simulation Memory Usage: 142584 KB (Peak: 167524 KB), Simulation CPU Usage: 93990 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.xpr
INFO: [Project 1-313] Project file moved from '/home/bdwatkin/.Xil/Vivado-2314-BELSPC0058L/PrjAr/_X_' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location '/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location '/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location '/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location '/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location '/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-21:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31403A
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  6 13:46:57 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 13:46:57 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 20:26:23
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 09 2023-21:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31403A
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  6 13:50:57 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 13:50:57 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  6 13:55:00 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 13:55:00 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
[Thu Mar  6 13:58:38 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 13:58:38 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  6 14:01:17 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 14:01:17 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  6 14:04:25 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 14:04:25 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/utils_1/imports/synth_1/ArtTop.dcp with file /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/ArtTop.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar  6 14:07:09 2025] Launched synth_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/synth_1/runme.log
[Thu Mar  6 14:07:09 2025] Launched impl_1...
Run output will be captured here: /home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.runs/impl_1/ArtTop.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
archive_project /home/bdwatkin/Desktop/ArtWithVGA_Final.xpr.zip -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-4096-BELSPC0022L' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/imports/new/PixelProcesssor.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/bdwatkin/Desktop/ArtWithVGA/ArtWithVGA.srcs/sources_1/new/ArtTop.v:]
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
