0.7
2020.2
Oct 14 2022
05:20:55
C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI.v,1686363396,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v,,Nbit_MOSI_SPI,,,,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/Nbit_MOSI_SPI_Buffer.v,1686365377,verilog,,C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_Buffer_tb.v,,Nbit_MOSI_SPI_Buffer,,,,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_Buffer_tb.v,1686368006,verilog,,,,Nbit_MOSI_SPI_Buffer_tb,,,,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/src/test/Nbit_MOSI_SPI_tb.v,1685836979,verilog,,,,Nbit_MOSI_SPI_tb,,,,,,,,
C:/Projects/FPGA_SSD1331_OLED_Interface/vivado/vivado.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
