
*** Running vivado
    with args -log Code_Conversion_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Code_Conversion_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Code_Conversion_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/Nathan/Documents/INF1500/Labo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Users/Nathan/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Code_Conversion_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 399.789 ; gain = 104.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Code_Conversion_wrapper' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/hdl/Code_Conversion_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'Code_Conversion' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:14' bound to instance 'Code_Conversion_i' of component 'Code_Conversion' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/hdl/Code_Conversion_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Code_Conversion' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:26]
INFO: [Synth 8-3491] module 'Code_Conversion_ATAD_SPLIT_4_0_0' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_ATAD_SPLIT_4_0_0_stub.vhdl:5' bound to instance 'ATAD_SPLIT_4_0' of component 'Code_Conversion_ATAD_SPLIT_4_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Code_Conversion_ATAD_SPLIT_4_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_ATAD_SPLIT_4_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Code_Conversion_Code_secret_0_0' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_Code_secret_0_0_stub.vhdl:5' bound to instance 'Code_secret_0' of component 'Code_Conversion_Code_secret_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Code_Conversion_Code_secret_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_Code_secret_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Code_Conversion_MUX_2_vers_1_4bits_0_0' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_MUX_2_vers_1_4bits_0_0_stub.vhdl:5' bound to instance 'MUX_2_vers_1_4bits_0' of component 'Code_Conversion_MUX_2_vers_1_4bits_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:94]
INFO: [Synth 8-638] synthesizing module 'Code_Conversion_MUX_2_vers_1_4bits_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_MUX_2_vers_1_4bits_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'Code_Conversion_code_Gray_0_0' declared at 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_code_Gray_0_0_stub.vhdl:5' bound to instance 'code_Gray_0' of component 'Code_Conversion_code_Gray_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Code_Conversion_code_Gray_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/.Xil/Vivado-16256-DESKTOP-8B1C8TT/realtime/Code_Conversion_code_Gray_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'Code_Conversion_xlconcat_0_0' declared at 'd:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_xlconcat_0_0/synth/Code_Conversion_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'Code_Conversion_xlconcat_0_0' [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:109]
INFO: [Synth 8-6157] synthesizing module 'Code_Conversion_xlconcat_0_0' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_xlconcat_0_0/synth/Code_Conversion_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Code_Conversion_xlconcat_0_0' (2#1) [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_xlconcat_0_0/synth/Code_Conversion_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'Code_Conversion' (3#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/synth/Code_Conversion.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Code_Conversion_wrapper' (4#1) [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/hdl/Code_Conversion_wrapper.vhd:22]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 455.418 ; gain = 160.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 455.418 ; gain = 160.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 455.418 ; gain = 160.258
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/Code_Conversion_code_Gray_0_0/Code_Conversion_code_Gray_0_0_in_context.xdc] for cell 'Code_Conversion_i/code_Gray_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_code_Gray_0_0/Code_Conversion_code_Gray_0_0/Code_Conversion_code_Gray_0_0_in_context.xdc] for cell 'Code_Conversion_i/code_Gray_0'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/Code_Conversion_Code_secret_0_0/Code_Conversion_Code_secret_0_0_in_context.xdc] for cell 'Code_Conversion_i/Code_secret_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_Code_secret_0_0/Code_Conversion_Code_secret_0_0/Code_Conversion_Code_secret_0_0_in_context.xdc] for cell 'Code_Conversion_i/Code_secret_0'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/Code_Conversion_MUX_2_vers_1_4bits_0_0/Code_Conversion_MUX_2_vers_1_4bits_0_0_in_context.xdc] for cell 'Code_Conversion_i/MUX_2_vers_1_4bits_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_MUX_2_vers_1_4bits_0_0/Code_Conversion_MUX_2_vers_1_4bits_0_0/Code_Conversion_MUX_2_vers_1_4bits_0_0_in_context.xdc] for cell 'Code_Conversion_i/MUX_2_vers_1_4bits_0'
Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_ATAD_SPLIT_4_0_0/Code_Conversion_ATAD_SPLIT_4_0_0/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0_in_context.xdc] for cell 'Code_Conversion_i/ATAD_SPLIT_4_0'
Finished Parsing XDC File [d:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/sources_1/bd/Code_Conversion/ip/Code_Conversion_ATAD_SPLIT_4_0_0/Code_Conversion_ATAD_SPLIT_4_0_0/MUX_2_vers_1_4bits_ATAD_SPLIT_4_0_0_in_context.xdc] for cell 'Code_Conversion_i/ATAD_SPLIT_4_0'
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/constrs_1/LABO3.xdc]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/constrs_1/LABO3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.srcs/constrs_1/LABO3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Code_Conversion_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Code_Conversion_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.492 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 729.492 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 729.492 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 729.492 ; gain = 434.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 729.492 ; gain = 434.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Code_Conversion_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Code_Conversion_i/code_Gray_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Code_Conversion_i/Code_secret_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Code_Conversion_i/MUX_2_vers_1_4bits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Code_Conversion_i/ATAD_SPLIT_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Code_Conversion_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 729.492 ; gain = 434.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 729.492 ; gain = 434.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 729.492 ; gain = 434.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 769.313 ; gain = 474.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 769.313 ; gain = 474.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------+----------+
|      |BlackBox name                          |Instances |
+------+---------------------------------------+----------+
|1     |Code_Conversion_ATAD_SPLIT_4_0_0       |         1|
|2     |Code_Conversion_Code_secret_0_0        |         1|
|3     |Code_Conversion_MUX_2_vers_1_4bits_0_0 |         1|
|4     |Code_Conversion_code_Gray_0_0          |         1|
+------+---------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |Code_Conversion_ATAD_SPLIT_4_0_0_bbox_0       |     1|
|2     |Code_Conversion_Code_secret_0_0_bbox_1        |     1|
|3     |Code_Conversion_MUX_2_vers_1_4bits_0_0_bbox_2 |     1|
|4     |Code_Conversion_code_Gray_0_0_bbox_3          |     1|
|5     |IBUF                                          |     5|
|6     |OBUF                                          |     4|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+-----------------------------+------+
|      |Instance            |Module                       |Cells |
+------+--------------------+-----------------------------+------+
|1     |top                 |                             |    25|
|2     |  Code_Conversion_i |Code_Conversion              |    16|
|3     |    xlconcat_0      |Code_Conversion_xlconcat_0_0 |     0|
+------+--------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 779.098 ; gain = 483.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 779.098 ; gain = 209.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 779.098 ; gain = 483.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 789.121 ; gain = 505.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 789.121 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Nathan/Documents/INF1500/Labo/project_3/project_3.runs/synth_1/Code_Conversion_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Code_Conversion_wrapper_utilization_synth.rpt -pb Code_Conversion_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 11:30:53 2019...
