# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../binaryHexDisp.srcs/sources_1/imports/src/sevenseg_decoder.vhd" \
"../../../../binaryHexDisp.srcs/sources_1/imports/src/top_basys3.vhd" \
"../../../../binaryHexDisp.srcs/sim_1/imports/src/sevenseg_decoder_tb.vhd" \

# Do not sort compile order
nosort
