# This is my first RISK-5 processor as part of a hackathon on designing and optimizing the operation of a RISK-5 processor based on NRU MIET
  This microprocessor was finalized as part of the FPGA hackathon based on the NRU MIET


![TakeOff_foto](https://www.ixbt.com/img/n1/news/2022/6/0/Siemens_Nucleus_ReadyStart_RISC_V_Newsroom_tcm27-107856_large.png)
