{
  "Top": "algo",
  "RtlTop": "algo",
  "RtlPrefix": "",
  "RtlSubPrefix": "algo_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vecIn": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vecIn_0_address0",
          "name": "vecIn_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecIn_0_ce0",
          "name": "vecIn_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecIn_0_q0",
          "name": "vecIn_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vecIn_1_address0",
          "name": "vecIn_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecIn_1_ce0",
          "name": "vecIn_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecIn_1_q0",
          "name": "vecIn_1_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "vecOut": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vecOut_0_address0",
          "name": "vecOut_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_0_ce0",
          "name": "vecOut_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_0_we0",
          "name": "vecOut_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_0_d0",
          "name": "vecOut_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_1_address0",
          "name": "vecOut_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_1_ce0",
          "name": "vecOut_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_1_we0",
          "name": "vecOut_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vecOut_1_d0",
          "name": "vecOut_1_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=all",
      "config_cosim -wave_debug=1"
    ],
    "DirectiveTcl": [
      "set_directive_top algo -name algo",
      "set_directive_top algo -name algo"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "algo"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "332",
    "Latency": "331"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "algo",
    "Version": "1.0",
    "DisplayName": "Algo",
    "Revision": "2114293283",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_algo_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/C_PROGRAM\/5.Ping_pong_HLS\/ping_pong.c"],
    "Vhdl": [
      "impl\/vhdl\/algo_a_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/algo_algo_Pipeline_ADD_LOOP.vhd",
      "impl\/vhdl\/algo_algo_Pipeline_DIVISION_LOOP.vhd",
      "impl\/vhdl\/algo_algo_Pipeline_MUL2ADD1_LOOP.vhd",
      "impl\/vhdl\/algo_algo_Pipeline_REMAINDER_LOOP.vhd",
      "impl\/vhdl\/algo_b_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/algo_c_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/algo_d_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/algo_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/algo_mux_2_1_8_1_1.vhd",
      "impl\/vhdl\/algo_udiv_5ns_3ns_5_9_1.vhd",
      "impl\/vhdl\/algo_urem_8ns_5ns_4_12_1.vhd",
      "impl\/vhdl\/algo.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/algo_a_RAM_AUTO_1R1W.v",
      "impl\/verilog\/algo_algo_Pipeline_ADD_LOOP.v",
      "impl\/verilog\/algo_algo_Pipeline_DIVISION_LOOP.v",
      "impl\/verilog\/algo_algo_Pipeline_MUL2ADD1_LOOP.v",
      "impl\/verilog\/algo_algo_Pipeline_REMAINDER_LOOP.v",
      "impl\/verilog\/algo_b_RAM_AUTO_1R1W.v",
      "impl\/verilog\/algo_c_RAM_AUTO_1R1W.v",
      "impl\/verilog\/algo_d_RAM_AUTO_1R1W.v",
      "impl\/verilog\/algo_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/algo_mux_2_1_8_1_1.v",
      "impl\/verilog\/algo_udiv_5ns_3ns_5_9_1.v",
      "impl\/verilog\/algo_urem_8ns_5ns_4_12_1.v",
      "impl\/verilog\/algo.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/algo.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "vecIn_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"vecIn_0_address0": "DATA"},
      "ports": ["vecIn_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecIn"
        }]
    },
    "vecIn_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"vecIn_0_q0": "DATA"},
      "ports": ["vecIn_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecIn"
        }]
    },
    "vecIn_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"vecIn_1_address0": "DATA"},
      "ports": ["vecIn_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecIn"
        }]
    },
    "vecIn_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"vecIn_1_q0": "DATA"},
      "ports": ["vecIn_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecIn"
        }]
    },
    "vecOut_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"vecOut_0_address0": "DATA"},
      "ports": ["vecOut_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecOut"
        }]
    },
    "vecOut_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"vecOut_0_d0": "DATA"},
      "ports": ["vecOut_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecOut"
        }]
    },
    "vecOut_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"vecOut_1_address0": "DATA"},
      "ports": ["vecOut_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecOut"
        }]
    },
    "vecOut_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"vecOut_1_d0": "DATA"},
      "ports": ["vecOut_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vecOut"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "vecIn_0_address0": {
      "dir": "out",
      "width": "6"
    },
    "vecIn_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "vecIn_0_q0": {
      "dir": "in",
      "width": "8"
    },
    "vecIn_1_address0": {
      "dir": "out",
      "width": "6"
    },
    "vecIn_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "vecIn_1_q0": {
      "dir": "in",
      "width": "8"
    },
    "vecOut_0_address0": {
      "dir": "out",
      "width": "6"
    },
    "vecOut_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "vecOut_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "vecOut_0_d0": {
      "dir": "out",
      "width": "8"
    },
    "vecOut_1_address0": {
      "dir": "out",
      "width": "6"
    },
    "vecOut_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "vecOut_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "vecOut_1_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "algo",
      "Instances": [
        {
          "ModuleName": "algo_Pipeline_REMAINDER_LOOP",
          "InstanceName": "grp_algo_Pipeline_REMAINDER_LOOP_fu_50"
        },
        {
          "ModuleName": "algo_Pipeline_ADD_LOOP",
          "InstanceName": "grp_algo_Pipeline_ADD_LOOP_fu_62"
        },
        {
          "ModuleName": "algo_Pipeline_MUL2ADD1_LOOP",
          "InstanceName": "grp_algo_Pipeline_MUL2ADD1_LOOP_fu_68"
        },
        {
          "ModuleName": "algo_Pipeline_DIVISION_LOOP",
          "InstanceName": "grp_algo_Pipeline_DIVISION_LOOP_fu_74"
        }
      ]
    },
    "Info": {
      "algo_Pipeline_REMAINDER_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "algo_Pipeline_ADD_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "algo_Pipeline_MUL2ADD1_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "algo_Pipeline_DIVISION_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "algo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "algo_Pipeline_REMAINDER_LOOP": {
        "Latency": {
          "LatencyBest": "114",
          "LatencyAvg": "114",
          "LatencyWorst": "114",
          "PipelineII": "114",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.708"
        },
        "Loops": [{
            "Name": "REMAINDER_LOOP",
            "TripCount": "100",
            "Latency": "112",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "315",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "233",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "algo_Pipeline_ADD_LOOP": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.209"
        },
        "Loops": [{
            "Name": "ADD_LOOP",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "algo_Pipeline_MUL2ADD1_LOOP": {
        "Latency": {
          "LatencyBest": "102",
          "LatencyAvg": "102",
          "LatencyWorst": "102",
          "PipelineII": "102",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "MUL2ADD1_LOOP",
            "TripCount": "100",
            "Latency": "100",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "71",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "algo_Pipeline_DIVISION_LOOP": {
        "Latency": {
          "LatencyBest": "110",
          "LatencyAvg": "110",
          "LatencyWorst": "110",
          "PipelineII": "110",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.524"
        },
        "Loops": [{
            "Name": "DIVISION_LOOP",
            "TripCount": "100",
            "Latency": "108",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "260",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "185",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "algo": {
        "Latency": {
          "LatencyBest": "331",
          "LatencyAvg": "331",
          "LatencyWorst": "331",
          "PipelineII": "332",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.708"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "FF": "633",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "777",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-07 16:23:28 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
