/// @file models.hpp
/// @brief
/// @copyright
/// This file is distributed under the terms of the MIT License.
/// See the full license in the root directory at LICENSE.md.

#pragma once

#include "digsim/digsim.hpp"

#include <bitset>
#include <iomanip>
#include <iostream>
#include <sstream>

class Mux2to1 : public digsim::module_t
{
public:
    digsim::input_t<bool> a;
    digsim::input_t<bool> b;
    digsim::input_t<bool> sel;
    digsim::output_t<bool> out;

    Mux2to1(const std::string &_name)
        : digsim::module_t(_name)
        , a("a")
        , b("b")
        , sel("sel")
        , out("out")
    {
        ADD_SENSITIVITY(Mux2to1, evaluate, a, b, sel);
        ADD_PRODUCES(Mux2to1, evaluate, out);
    }

private:
    void evaluate()
    {
        bool result = sel.get() ? b.get() : a.get();

        std::stringstream ss;
        ss << "a:" << std::setw(1) << a.get() << ", ";
        ss << "b:" << std::setw(1) << b.get() << ", ";
        ss << "sel:" << std::setw(1) << sel.get() << " -> ";
        ss << "out:" << std::setw(1) << result;
        if (out.get_delay() > 0) {
            ss << " (delayed by " << std::setw(1) << out.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        out.set(result);
    }
};

class FullAdder : public digsim::module_t
{
public:
    digsim::input_t<bool> a;
    digsim::input_t<bool> b;
    digsim::input_t<bool> cin;
    digsim::output_t<bool> sum;
    digsim::output_t<bool> cout;

    FullAdder(const std::string &_name)
        : digsim::module_t(_name)
        , a("a")
        , b("b")
        , cin("cin")
        , sum("sum")
        , cout("cout")
    {
        ADD_SENSITIVITY(FullAdder, evaluate, a, b, cin);
        ADD_PRODUCES(FullAdder, evaluate, sum, cout);
    }

private:
    void evaluate()
    {
        bool aval   = a.get();
        bool bval   = b.get();
        bool cinval = cin.get();

        bool s = aval ^ bval ^ cinval;
        bool c = (aval & bval) | (bval & cinval) | (aval & cinval);

        std::stringstream ss;
        ss << "a:" << std::setw(1) << aval << ", ";
        ss << "b:" << std::setw(1) << bval << ", ";
        ss << "cin:" << std::setw(1) << cinval << " -> ";
        ss << "sum:" << std::setw(1) << s;
        if (sum.get_delay() > 0) {
            ss << " (delayed by " << std::setw(1) << sum.get_delay() << ")";
        }
        ss << ", ";
        ss << "cout:" << std::setw(1) << c;
        if (cout.get_delay() > 0) {
            ss << " (delayed by " << std::setw(1) << cout.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        sum.set(s);
        cout.set(c);
    }
};

class NotGate : public digsim::module_t
{
public:
    digsim::input_t<bool> in;
    digsim::output_t<bool> out;

    NotGate(const std::string &_name)
        : digsim::module_t(_name)
        , in(_name + ".in")
        , out(_name + ".out")
    {
        ADD_SENSITIVITY(NotGate, evaluate, in);
        ADD_PRODUCES(NotGate, evaluate, out);
    }

    void evaluate()
    {
        bool inv = !in.get();

        std::stringstream ss;
        ss << "in:" << std::setw(1) << in.get() << " -> ";
        ss << "out:" << std::setw(1) << inv;
        if (out.get_delay() > 0) {
            ss << " (delayed by " << std::setw(1) << out.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        out.set(inv);
    }
};

class AndGate : public digsim::module_t
{
public:
    digsim::input_t<bool> a;
    digsim::input_t<bool> b;
    digsim::output_t<bool> out;

    AndGate(const std::string &_name)
        : digsim::module_t(_name)
        , a("a")
        , b("b")
        , out("out")
    {
        ADD_SENSITIVITY(AndGate, evaluate, a, b);
        ADD_PRODUCES(AndGate, evaluate, out);
    }

private:
    void evaluate()
    {
        bool result = a.get() && b.get();

        std::stringstream ss;
        ss << "a:" << a.get() << ", b:" << b.get() << " -> out:" << result;
        if (out.get_delay() > 0) {
            ss << " (delayed by " << out.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        out.set(result);
    }
};

class OrGate : public digsim::module_t
{
public:
    digsim::input_t<bool> a;
    digsim::input_t<bool> b;
    digsim::output_t<bool> out;

    OrGate(const std::string &_name)
        : digsim::module_t(_name)
        , a("a")
        , b("b")
        , out("out")
    {
        ADD_SENSITIVITY(OrGate, evaluate, a, b);
        ADD_PRODUCES(OrGate, evaluate, out);
    }

private:
    void evaluate()
    {
        bool result = a.get() || b.get();

        std::stringstream ss;
        ss << "a:" << a.get() << ", b:" << b.get() << " -> out:" << result;
        if (out.get_delay() > 0) {
            ss << " (delayed by " << out.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        out.set(result);
    }
};

class XorGate : public digsim::module_t
{
public:
    digsim::input_t<bool> a;
    digsim::input_t<bool> b;
    digsim::output_t<bool> out;

    XorGate(const std::string &_name)
        : digsim::module_t(_name)
        , a("a")
        , b("b")
        , out("out")
    {
        ADD_SENSITIVITY(XorGate, evaluate, a, b);
        ADD_PRODUCES(XorGate, evaluate, out);
    }

private:
    void evaluate()
    {
        bool result = a.get() ^ b.get();

        std::stringstream ss;
        ss << "a:" << a.get() << ", b:" << b.get() << " -> out:" << result;
        if (out.get_delay() > 0) {
            ss << " (delayed by " << out.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        out.set(result);
    }
};

class NandGate : public digsim::module_t
{
public:
    digsim::input_t<bool> a;
    digsim::input_t<bool> b;
    digsim::output_t<bool> out;

    NandGate(const std::string &_name)
        : digsim::module_t(_name)
        , a("a")
        , b("b")
        , out("out")
    {
        ADD_SENSITIVITY(NandGate, evaluate, a, b);
        ADD_PRODUCES(NandGate, evaluate, out);
    }

private:
    void evaluate()
    {
        bool result = !(a.get() && b.get());

        std::stringstream ss;
        ss << "a:" << a.get() << ", b:" << b.get() << " -> out:" << result;
        if (out.get_delay() > 0) {
            ss << " (delayed by " << out.get_delay() << ")";
        }
        digsim::info(get_name(), ss.str());

        out.set(result);
    }
};

class DFlipFlop : public digsim::module_t
{
public:
    digsim::input_t<bool> clk;
    digsim::input_t<bool> d;
    digsim::input_t<bool> enable;
    digsim::input_t<bool> reset;
    digsim::output_t<bool> q;
    digsim::output_t<bool> q_not;

    DFlipFlop(const std::string &_name)
        : digsim::module_t(_name)
        , clk("clk")
        , d("d")
        , enable("enable")
        , reset("reset")
        , q("q")
        , q_not("q_not")
    {
        ADD_SENSITIVITY(DFlipFlop, evaluate, clk, d);
        ADD_PRODUCES(DFlipFlop, evaluate, q, q_not);
    }

    void bind_reset(digsim::signal_t<bool> &reset_signal)
    {
        reset(reset_signal);
        ADD_SENSITIVITY(DFlipFlop, evaluate, reset);
    }

    void bind_enable(digsim::signal_t<bool> &enable_signal)
    {
        enable(enable_signal);
        ADD_SENSITIVITY(DFlipFlop, evaluate, enable);
    }

private:
    bool prev_clk;

    void evaluate()
    {
        bool current = clk.get();

        if (!prev_clk && current) {
            bool reset_active  = reset.bound() && reset.get();
            bool enable_active = !enable.bound() || enable.get();

            bool next_q = q.get(); // retain old value by default

            if (reset_active) {
                next_q = false;
            } else if (enable_active) {
                next_q = d.get();
            }

            std::stringstream ss;
            ss << "clk â†‘, ";
            if (reset_active) {
                ss << "reset=1 -> q:0";
            } else if (!enable_active) {
                ss << "enable=0 -> q held";
            } else {
                ss << "d:" << d.get() << " -> q:" << next_q;
            }
            if (q.get_delay() > 0) {
                ss << " (delayed by " << q.get_delay() << ")";
            }
            digsim::info(get_name(), ss.str());

            q.set(next_q);
            q_not.set(!next_q);
        }

        prev_clk = current;
    }
};

template <size_t N> class alu_t : public digsim::module_t
{
public:
    /// @brief First operand.
    digsim::input_t<std::bitset<N>> a;
    /// @brief Second operand.
    digsim::input_t<std::bitset<N>> b;
    /// @brief Operation code.
    digsim::input_t<std::bitset<4>> op;
    /// @brief Clock signal.
    digsim::input_t<bool> clk;
    /// @brief Output result.
    digsim::output_t<std::bitset<N>> out;
    /// @brief Remainder of division.
    digsim::output_t<std::bitset<N>> remainder;
    /// @brief Status flags.
    digsim::output_t<std::bitset<4>> status;

    /// @brief Constructor.
    /// @param _name Name of the module.
    alu_t(const std::string &_name)
        : module_t(_name)
        , a(_name + ".a")
        , b(_name + ".b")
        , op(_name + ".op")
        , clk(_name + ".clk")
        , out(_name + ".out")
        , remainder(_name + ".remainder")
        , status(_name + ".status")
    {
        ADD_SENSITIVITY(alu_t, evaluate, clk);
        ADD_PRODUCES(alu_t, evaluate, out, remainder, status);
    }

private:
    /// @brief Status flags.
    enum status_flag_t {
        FLAG_CARRY    = 0, ///< Carry flag.
        FLAG_BORROW   = 1, ///< Borrow flag.
        FLAG_DIV_ZERO = 2, ///< Zero division flag.
        FLAG_OVERFLOW = 3  ///< Overflow flag.
    };

    /// @brief Evaluate the ALU operation.
    void evaluate()
    {
        // Only evaluate on rising edge.
        if (!clk.posedge()) {
            return;
        }

        const auto a_val  = a.get();
        const auto b_val  = b.get();
        const auto op_val = op.get();

        std::bitset<N> result = 0;
        std::bitset<N> rem    = 0;
        std::bitset<4> flags  = 0;

        const unsigned long a_u = a_val.to_ulong();
        const unsigned long b_u = b_val.to_ulong();

        switch (op_val.to_ulong()) {
        case 0:
            result = a_val & b_val;
            break; // AND
        case 1:
            result = a_val | b_val;
            break; // OR
        case 2:
            result = a_val ^ b_val;
            break; // XOR
        case 3:
            result = ~a_val;
            break; // NOT
        case 4: {  // ADD
            unsigned long sum = a_u + b_u;
            result            = sum;
            if (sum >= (1UL << N)) {
                flags = 1 << FLAG_CARRY;
            }
            break;
        }
        case 5: { // SUB
            long diff = static_cast<long>(a_u) - static_cast<long>(b_u);
            result    = diff;
            if (diff < 0) {
                flags = 1 << FLAG_OVERFLOW;
            }
            break;
        }
        case 6:
            result = a_u * b_u;
            break; // MUL
        case 7:    // DIV
            if (b_u == 0) {
                result = 0;
                flags  = 1 << FLAG_DIV_ZERO;
            } else {
                result = a_u / b_u;
            }
            break;
        case 8: // MOD
            if (b_u == 0) {
                rem   = 0;
                flags = 1 << FLAG_DIV_ZERO;
            } else {
                rem = a_u % b_u;
            }
            break;
        case 9:
            result = a_u << b_u;
            break; // SHL
        case 10:
            result = a_u >> b_u;
            break; // SHR
        case 11:
            result = (a_u == b_u);
            break; // EQUAL
        case 12:
            result = (a_u < b_u);
            break; // LESS THAN
        default:
            result = 0;
            break;
        }

        out.set(result);
        remainder.set(rem);
        status.set(flags);

        std::stringstream ss;
        ss << "a:" << a_val << ", b:" << b_val << ", op:" << op_val << " -> out:" << result << ", remainder:" << rem
           << ", status:" << flags;
        digsim::info(get_name(), ss.str());
    }
};

class InnerModule : public digsim::module_t
{
public:
    digsim::input_t<bool> in;
    digsim::output_t<bool> out;

    NotGate inv;

    InnerModule(const std::string &_name)
        : digsim::module_t(_name)
        , in(_name + ".in")
        , out(_name + ".out")
        , inv("not_gate")
    {
        inv.in(in);
        inv.out(out);
    }
};

class TopModule : public digsim::module_t
{
public:
    digsim::input_t<bool> in;
    digsim::output_t<bool> out;

    InnerModule inner;

    TopModule(const std::string &_name)
        : digsim::module_t(_name)
        , in(_name + ".in")
        , out(_name + ".out")
        , inner("inner")
    {
        inner.in(in);
        inner.out(out);
    }
};
