$date
	Tue Aug 29 15:50:17 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench2 $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var reg 1 # a $end
$var reg 1 $ c $end
$var reg 1 % x $end
$scope module g1 $end
$var wire 1 # a $end
$var wire 1 % b $end
$var wire 1 ! c1 $end
$var wire 1 $ ci $end
$var wire 1 " s $end
$var wire 8 & c [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz1101111 &
0%
0$
0#
0"
0!
$end
#5000
1"
bz0101111 &
1$
#15000
0"
1!
bz1011011 &
1#
#30000
1"
0!
bz1111010 &
0$
#50000
bz1110110 &
1%
0#
#75000
0"
1!
bz1010111 &
1$
#105000
1"
bz0101101 &
1#
#155000
0"
bz1101101 &
0$
#255000
