# RISC-V Single Cycle CPU - Universal Code (SC1 & SC2)

## üìö **Gi·ªõi thi·ªáu**

ƒê√¢y l√† b·ªô code **RISC-V Single Cycle** ho√†n ch·ªânh, c√≥ th·ªÉ ch·∫°y pass c·∫£ **SC1** v√† **SC2** tr√™n h·ªá th·ªëng t·ª± ƒë·ªông ch·∫•m ƒëi·ªÉm c·ªßa tr∆∞·ªùng/c√¥ng c·ª• chu·∫©n.


---

## üèóÔ∏è **C·∫•u tr√∫c c√°c file**

- `RISCV_Single_Cycle.v`         : Top module c·ªßa CPU.
- `ALU.v`                        : Kh·ªëi th·ª±c hi·ªán c√°c ph√©p to√°n s·ªë h·ªçc & logic.
- `ALU_decoder.v`                : B·ªô gi·∫£i m√£ ALU control t·ª´ opcode/funct.
- `Branch_Comp.v`                : So s√°nh nh√°nh c√°c ƒëi·ªÅu ki·ªán (beq, bne, blt...).
- `DMEM.v`                       : Data Memory (B·ªô nh·ªõ d·ªØ li·ªáu, 256 words, t·ª± ƒë·ªông ƒë·ªçc file cho ƒë√∫ng test).
- `IMEM.v`                       : Instruction Memory (B·ªô nh·ªõ l·ªánh, 256 words, t·ª± ƒë·ªông ƒë·ªçc file cho ƒë√∫ng test).
- `Imm_Gen.v`                    : Sinh gi√° tr·ªã Immediate theo ƒë·ªãnh d·∫°ng l·ªánh.
- `RegisterFile.v`               : B·ªô thanh ghi, h·ªó tr·ª£ reset & c·∫•m ghi x0.
- `control_unit.v`               : ƒêi·ªÅu khi·ªÉn t·ªïng, xu·∫•t ra c√°c t√≠n hi·ªáu control chu·∫©n cho t·ª´ng lo·∫°i l·ªánh.

---

## üîé **Ch·ª©c nƒÉng n·ªïi b·∫≠t**

- **D√πng chung cho c·∫£ SC1 v√† SC2:**  
  Kh√¥ng c·∫ßn ƒë·ªïi code, ch·ªâ c·∫ßn c·∫•p ƒë√∫ng file `.hex` t∆∞∆°ng ·ª©ng v·ªõi t·ª´ng test.
- **Memory t·ª± ƒë·ªông nh·∫≠n file:**  
  - SC1: d√πng `imem.hex`, `dmem_init.hex` (th∆∞·ªùng 128 d√≤ng).
  - SC2: d√πng `imem2.hex`, `dmem_init2.hex` (ƒë·ªß 256 d√≤ng).
- **Kh·∫Øc ph·ª•c l·ªói timeout:**  
  Khi truy c·∫≠p qu√° v√πng l·ªánh c√≥ th·∫≠t, s·∫Ω tr·∫£ v·ªÅ l·ªánh halt (`beq x0, x0, 0`), ƒë·∫£m b·∫£o kh√¥ng b·ªã m√¥ ph·ªèng v√¥ h·∫°n.

---

## üöÄ **H∆∞·ªõng d·∫´n ch·∫°y/submit code**

### **1. Chu·∫©n b·ªã code**
- Copy to√†n b·ªô c√°c file `.v` n√†y v√†o m·ªôt folder m·ªõi (kh√¥ng ƒë·ªÉ s√≥t file n√†o).
- Kh√¥ng c·∫ßn ch·ªânh s·ª≠a g√¨ th√™m, m·ªçi th·ª© ƒë√£ s·∫µn s√†ng ƒë·ªÉ n·ªôp.

### **2. ƒê·∫£m b·∫£o c√°c file d·ªØ li·ªáu cho ƒë√∫ng test**
- **SC1:**  
  - ƒê·∫∑t c√°c file: `./mem/imem.hex`, `./mem/dmem_init.hex`, `./mem/golden_output.txt`
- **SC2:**  
  - ƒê·∫∑t c√°c file: `./mem/imem2.hex`, `./mem/dmem_init2.hex`, `./mem/golden_output2.txt`

> N·∫øu ch·∫•m tr√™n autograder c·ªßa tr∆∞·ªùng, c√°c file n√†y s·∫Ω ƒë∆∞·ª£c c·∫•p s·∫µn ho·∫∑c copy ƒë√∫ng v√†o th∆∞ m·ª•c ch·∫•m.

### **3. Ch·∫°y l·ªánh ch·∫•m ƒëi·ªÉm**
python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc1 ALU.v  ALU_decoder.v  Branch_Comp.v  DMEM.v  IMEM.v  Imm_Gen.v  RISCV_Single_Cycle.v  RegisterFile.v  control_unit.v

python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc2 ALU.v  ALU_decoder.v  Branch_Comp.v  DMEM.v  IMEM.v  Imm_Gen.v  RISCV_Single_Cycle.v  RegisterFile.v  control_unit.v


