
---------- Begin Simulation Statistics ----------
final_tick                               1401420454338                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185527                       # Simulator instruction rate (inst/s)
host_mem_usage                              135118204                       # Number of bytes of host memory used
host_op_rate                                   218897                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 79785.03                       # Real time elapsed on the host
host_tick_rate                                5555765                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14802249399                       # Number of instructions simulated
sim_ops                                   17464743719                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.443267                       # Number of seconds simulated
sim_ticks                                443266895722                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                 120                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.workload.numSyscalls               28954                       # Number of system calls
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests     63591048                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     31838199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     120625634                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    44.129181                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     132760389                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    300844897                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect       247529                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    272819731                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits      8006128                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups      8007064                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses          936                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     342002748                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      25542563                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       611506089                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      570837312                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts       246926                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        339171987                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    111709329                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     17592634                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts      6744783                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   1591311477                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   1851509231                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   1062032378                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     1.743364                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     2.646261                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0    578806963     54.50%     54.50% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    127666593     12.02%     66.52% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2    104618345      9.85%     76.37% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     24664460      2.32%     78.69% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     68845185      6.48%     85.18% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     17983379      1.69%     86.87% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     12526567      1.18%     88.05% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     15211557      1.43%     89.48% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    111709329     10.52%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   1062032378                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     25475616                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      1649610373                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           359747713                       # Number of loads committed
system.switch_cpus00.commit.membars          19547040                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1147033165     61.95%     61.95% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult     72321852      3.91%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    359747713     19.43%     85.29% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    272406501     14.71%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   1851509231                       # Class of committed instruction
system.switch_cpus00.commit.refs            632154214                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts        30056907                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        1591311477                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          1851509231                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     0.667996                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               0.667996                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles    671989519                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred          610                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    132507297                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   1862032113                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      104487078                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       223454128                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles       261603                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     62796670                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         342002748                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       203879960                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles           858698298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes        50947                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           1604016403                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles          171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles        524412                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.321737                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    204028260                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    166309080                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              1.508966                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   1062988999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.755272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.853582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0      687076050     64.64%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       60816196      5.72%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       30223790      2.84%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       39815433      3.75%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       45665534      4.30%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       15113894      1.42%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       49258463      4.63%     87.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7        8814395      0.83%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      126205244     11.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   1062988999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  1158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts       369191                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      339535250                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           1.757799                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          646943894                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        272752793                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      29208992                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    361035330                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     17653967                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts         1539                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    273245195                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   1858254026                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    374191101                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts       325134                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   1868522683                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents      4979359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents     29126912                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles       261603                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles     34368157                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked          300                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     71260056                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses          702                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        20470                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads     13685547                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads      1287614                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores       838692                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        20470                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect         2132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect       367059                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      1810829549                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          1854443152                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.572611                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1036901809                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             1.744553                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           1854560136                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2285025679                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1326902686                       # number of integer regfile writes
system.switch_cpus00.ipc                     1.497014                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               1.497014                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1149388693     61.50%     61.50% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult     72327170      3.87%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    374257096     20.03%     85.40% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    272874856     14.60%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   1868847818                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          32331782                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.017300                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       4114842     12.73%     12.73% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult      3909244     12.09%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     24.82% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     12598184     38.97%     63.78% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     11709512     36.22%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   1857355941                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   4747407459                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   1824381392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   1834918337                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       1840600058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      1868847818                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     17653968                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined      6744781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued         5606                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved        61333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined      5989387                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   1062988999                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     1.758106                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     2.131678                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0    452590302     42.58%     42.58% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    186322213     17.53%     60.11% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    111532314     10.49%     70.60% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3     86485657      8.14%     78.73% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4     67716873      6.37%     85.10% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     77369047      7.28%     92.38% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     43743443      4.12%     96.50% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     18002579      1.69%     98.19% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     19226571      1.81%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   1062988999                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 1.758105                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses     43823659                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads     85614563                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses     30061760                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes     30100939                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     15403999                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     16753438                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    361035330                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    273245195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    1966396717                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes     70370056                       # number of misc regfile writes
system.switch_cpus00.numCycles             1062990157                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.rename.BlockCycles      87219864                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   1939397136                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     71475544                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      133288227                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents     13848310                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents          129                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   2983350181                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   1859892558                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   1948386279                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       256901381                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents     26709172                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles       261603                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    150250374                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps        8989123                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2277583939                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles    435067548                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     21625072                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       391921040                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     17654086                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups     20053461                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         2808575503                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        3717464984                       # The number of ROB writes
system.switch_cpus00.timesIdled                     7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads       20041531                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes      10020230                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    89.488120                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      81424777                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     90989482                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect      1718299                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted    209601942                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits      8787711                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups      8798624                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        10913                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups     255814578                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS      10941539                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted          202                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       364470240                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      330708792                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts      1717703                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches        235869067                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     59400549                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls     24571532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     55987219                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts   1046743602                       # Number of instructions committed
system.switch_cpus01.commit.committedOps   1193729873                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples   1052768211                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     1.133896                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.182679                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    681866565     64.77%     64.77% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1    151863360     14.43%     79.19% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     54161447      5.14%     84.34% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3     40575041      3.85%     88.19% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4     27269598      2.59%     90.78% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      9989269      0.95%     91.73% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6     15907307      1.51%     93.24% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7     11735075      1.11%     94.36% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     59400549      5.64%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total   1052768211                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls     10487591                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts      1069521415                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads           255668882                       # Number of loads committed
system.switch_cpus01.commit.membars          36313140                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    725959429     60.81%     60.81% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult      4101818      0.34%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead    255668882     21.42%     82.58% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite    207999744     17.42%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total   1193729873                       # Class of committed instruction
system.switch_cpus01.commit.refs            463668626                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts           65266                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts        1046743602                       # Number of Instructions Simulated
system.switch_cpus01.committedOps          1193729873                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.013161                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.013161                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    832633216                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred          607                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     79028483                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts   1267448089                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       49070455                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles       132963949                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles      1738681                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts          912                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     44113028                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches         255814578                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines       144557684                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           913177835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       581433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts           1139221972                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       3478554                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.241216                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles    145602170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches    101154027                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              1.074211                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples   1060519330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     1.225173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.534536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      803908881     75.80%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1       39297704      3.71%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       16978413      1.60%     81.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3       31216265      2.94%     84.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4       29834137      2.81%     86.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5       16477250      1.55%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6       21933674      2.07%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        7892285      0.74%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       92980721      8.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total   1060519330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts      1848789                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches      239104071                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           1.154284                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          474937630                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores        211899739                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      22906538                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    266180323                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts     23541411                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts       287854                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts    217704595                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts   1249715171                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    263037891                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts      2317441                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts   1224140458                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents       344001                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents      1493343                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles      1738681                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles      1842407                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked         1697                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      7723347                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses          670                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        14869                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads      2835202                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     10511433                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores      9704849                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        14869                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       793753                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect      1055036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers      1100722096                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count          1220118604                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.559605                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       615969040                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             1.150491                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent           1220473849                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads     1403334726                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     846757826                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.987010                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.987010                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    746330634     60.85%     60.85% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult      4101821      0.33%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv            2      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            8      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            4      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     61.19% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    263777660     21.51%     82.69% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite    212247771     17.31%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total   1226457900                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt          32674839                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.026642                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu       2490273      7.62%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      7.62% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead     15535152     47.54%     55.17% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite     14649414     44.83%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses   1259066954                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   3546188974                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses   1220053018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes   1305648131                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded       1224506117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued      1226457900                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded     25209054                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     55985271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued       210471                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved       637522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     48000111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples   1060519330                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     1.156469                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.945642                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    670448613     63.22%     63.22% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1    120905727     11.40%     74.62% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     59384590      5.60%     80.22% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     51631939      4.87%     85.09% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     57935315      5.46%     90.55% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     35918124      3.39%     93.94% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6     38561630      3.64%     97.57% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7     16681620      1.57%     99.15% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      9051772      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total   1060519330                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 1.156469                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses        65785                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads       131465                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses        65586                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes        66000                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     29142222                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     26153184                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    266180323                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores    217704595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads    1295193086                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes     92374891                       # number of misc regfile writes
system.switch_cpus01.numCycles             1060519522                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles            2470635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles      31415438                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps   1196228507                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents      6903333                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       69842182                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents         7689                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents        23021                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups   1843622483                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts   1258475193                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands   1264243112                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles       156235075                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     64348360                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles      1738681                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    113873407                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       68014575                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups   1445894626                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles    687414543                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts     27758169                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       252475967                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts     23600302                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups        65202                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         2243015750                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes        2507193535                       # The number of ROB writes
system.switch_cpus01.timesIdled                  4263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads          65161                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes           425                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    95.835289                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      16349623                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     17060128                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect          164                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       494540                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     33828546                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       203553                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       378921                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses       175368                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      39065319                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       1735589                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads        61301577                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes       59918463                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       450300                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         32112882                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     14149963                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       775432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     27821512                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    160576475                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    193972162                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    244451079                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.793501                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.091293                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    199314159     81.54%     81.54% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     12719384      5.20%     86.74% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2      6239248      2.55%     89.29% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      3354533      1.37%     90.66% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      2704286      1.11%     91.77% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      2995627      1.23%     92.99% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1101453      0.45%     93.45% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      1872426      0.77%     94.21% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     14149963      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    244451079                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      1415498                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       175937431                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            42481417                       # Number of loads committed
system.switch_cpus02.commit.membars           1097714                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    114627104     59.09%     59.09% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult      4915854      2.53%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         2724      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     42481417     21.90%     83.53% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     31945063     16.47%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    193972162                       # Class of committed instruction
system.switch_cpus02.commit.refs             74426480                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts         6413438                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         160576475                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           193972162                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.545589                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.545589                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    199341096                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred        44249                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     15567649                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    226824184                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       13953537                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        25519252                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       455421                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts          602                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles      8915657                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          39065319                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        27622932                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           219703248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       103335                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus02.fetch.Insts            197854232                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus02.fetch.SquashCycles        999322                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.157404                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     27982042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     18288765                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.797204                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    248184966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.963426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.310396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      201055466     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        5580774      2.25%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2        7325249      2.95%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3        3518295      1.42%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        4410531      1.78%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        4382821      1.77%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        2026745      0.82%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        2475794      1.00%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       17409291      7.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    248184966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       457511                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       34383648                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.891353                       # Inst execution rate
system.switch_cpus02.iew.exec_refs           89491969                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         34576645                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles       6634777                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts     48350262                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       834083                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts       121204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     36977558                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    221531230                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts     54915324                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       492544                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    221220682                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents       163992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents     40899855                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       455421                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles     41241882                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked        43390                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      3919233                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses          837                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation         6801                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads      8467187                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads      5868812                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores      5032467                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents         6801                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       270615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       186896                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       221711400                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           212245393                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.543221                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       120438305                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.855189                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            212338640                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      267415207                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     154161013                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.647002                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.647002                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    126543725     57.08%     57.08% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult      5432489      2.45%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         2724      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead     55023441     24.82%     84.34% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     34710847     15.66%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    221713226                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           5084756                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.022934                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        465955      9.16%      9.16% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        29710      0.58%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      2876865     56.58%     66.33% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      1712226     33.67%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    219097939                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads    681331599                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    205814205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    240567302                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        220690248                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       221713226                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       840982                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     27558925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued        25372                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        65550                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     17612736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    248184966                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.893339                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.789486                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    174889618     70.47%     70.47% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     24136497      9.73%     80.19% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     13629681      5.49%     85.68% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     10602649      4.27%     89.96% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4      7611709      3.07%     93.02% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5      6016380      2.42%     95.45% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      4771816      1.92%     97.37% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      2863140      1.15%     98.52% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      3663476      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    248184966                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.893338                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses      7700043                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     15389947                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses      6431188                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes      8529195                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads      5870057                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores      3861419                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads     48350262                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     36977558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     256975702                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      3117514                       # number of misc regfile writes
system.switch_cpus02.numCycles              248185277                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               4475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles      51009486                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    198757336                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents      5812141                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       17191743                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents     64590195                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents        38957                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    358319139                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    223718256                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    228749908                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        30841244                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     11004524                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       455421                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles     81389608                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       29992429                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    272992896                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     67297461                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       885917                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts        46524164                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       860522                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups      5015271                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads          452079010                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         447323044                       # The number of ROB writes
system.switch_cpus02.timesIdled                    51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads        4287484                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       2144392                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    95.926343                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      16297972                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     16990090                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect          183                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       490976                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     33728784                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       198459                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       361875                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses       163416                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      38898768                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       1734535                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads        61026975                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes       59725386                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       448175                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         31923280                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     14115688                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       753164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     28211623                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    159894394                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    193240185                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    244403769                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.790660                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.088823                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    199494756     81.63%     81.63% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     12603295      5.16%     86.78% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2      6229116      2.55%     89.33% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      3347639      1.37%     90.70% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      2704892      1.11%     91.81% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      2954084      1.21%     93.02% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1059844      0.43%     93.45% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      1894455      0.78%     94.22% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     14115688      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    244403769                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      1408452                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       175319695                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            42443461                       # Number of loads committed
system.switch_cpus03.commit.membars           1069636                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    113992662     58.99%     58.99% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult      4938472      2.56%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         2648      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     42443461     21.96%     83.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     31862942     16.49%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    193240185                       # Class of committed instruction
system.switch_cpus03.commit.refs             74306403                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts         6443868                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         159894394                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           193240185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.552184                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.552184                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    199567519                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred        42811                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     15522509                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    226432387                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       13856921                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        25311281                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       453173                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts          699                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles      8996496                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          38898768                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        27539214                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           219785392                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes        94740                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.Insts            197411220                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.SquashCycles        991948                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.156733                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     27904026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     18230966                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.795418                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    248185392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.961755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.309058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      201142847     81.05%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        5581782      2.25%     83.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2        7327425      2.95%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3        3469317      1.40%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        4408219      1.78%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        4374911      1.76%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        2006933      0.81%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        2491700      1.00%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       17382258      7.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    248185392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       455484                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       34225318                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.889740                       # Inst execution rate
system.switch_cpus03.iew.exec_refs           89547371                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         34534521                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles       6656074                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts     48420028                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       810573                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts       115589                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     36960954                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    221193043                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts     55012850                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       490768                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    220820667                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents       166890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents     41195972                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       453173                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles     41538340                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked        39604                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      3923516                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses          824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation         6588                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads      8531964                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads      5976534                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores      5097984                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents         6588                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       270459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       185025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       221501563                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           211788663                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.543183                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       120315892                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.853348                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            211879808                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      267057582                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     153897615                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.644253                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.644253                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    126059324     56.96%     56.96% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult      5467970      2.47%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         2648      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     59.43% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead     55116531     24.90%     84.34% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     34664962     15.66%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    221311435                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           5056613                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.022848                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        461654      9.13%      9.13% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        29920      0.59%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%      9.72% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      2870208     56.76%     66.48% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      1694831     33.52%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    218641308                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads    680445429                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    205327247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    240536258                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        220375751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       221311435                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       817292                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     27952715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued        24893                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        64128                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     17874405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    248185392                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.891718                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.786833                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    174935750     70.49%     70.49% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     24135441      9.72%     80.21% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     13670054      5.51%     85.72% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     10562850      4.26%     89.97% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4      7623774      3.07%     93.05% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5      5996374      2.42%     95.46% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      4772143      1.92%     97.39% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      2874536      1.16%     98.54% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      3614470      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    248185392                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.891718                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses      7726740                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     15444339                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses      6461416                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes      8615725                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads      5874933                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores      3874197                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads     48420028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     36960954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     256971991                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      3028453                       # number of misc regfile writes
system.switch_cpus03.numCycles              248185579                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               4172                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles      51401404                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    197967425                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents      5881465                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       17121782                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents     65562223                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents        39559                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    357965068                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    223368660                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    228373873                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        30685155                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     11144375                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       453173                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles     82543999                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       30406299                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    272704542                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     65979877                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       861035                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts        46991636                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       836300                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups      5054151                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads          451724913                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         446686929                       # The number of ROB writes
system.switch_cpus03.timesIdled                    41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads        4307618                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       2154530                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    95.762488                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      16311305                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     17033084                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect          193                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       497907                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     33727112                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       209534                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       382665                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses       173131                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      38996216                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       1726515                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted          137                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads        61206879                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes       59800119                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       452034                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         32122964                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     14097209                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       802961                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     27269984                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    160476392                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    193733928                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    244515922                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.792316                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.088704                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    199327373     81.52%     81.52% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     12773015      5.22%     86.74% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2      6271671      2.56%     89.31% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      3388595      1.39%     90.69% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      2702631      1.11%     91.80% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      2962676      1.21%     93.01% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1099054      0.45%     93.46% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      1893698      0.77%     94.23% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     14097209      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    244515922                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      1413771                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       175683252                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            42298339                       # Number of loads committed
system.switch_cpus04.commit.membars           1143749                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    114692255     59.20%     59.20% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult      4848857      2.50%     61.70% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         2908      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     42298339     21.83%     83.54% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     31891569     16.46%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    193733928                       # Class of committed instruction
system.switch_cpus04.commit.refs             74189908                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts         6353772                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         160476392                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           193733928                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.546556                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.546556                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    199420743                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred        45885                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     15532108                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    226065159                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       13953408                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        25517444                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       457199                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles      8836741                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          38996216                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        27561936                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           219756099                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       100580                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            197273663                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles       1006144                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.157125                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     27926350                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     18247354                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.794863                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    248185536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.960065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.306676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      201213161     81.07%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        5560885      2.24%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2        7271941      2.93%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3        3549745      1.43%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        4383786      1.77%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        4370309      1.76%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        2046475      0.82%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        2459048      0.99%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       17330186      6.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    248185536                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       459340                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       34355522                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.888565                       # Inst execution rate
system.switch_cpus04.iew.exec_refs           89009514                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         34470888                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles       6303868                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts     48017816                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       863147                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts       124049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     36849670                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    220761393                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts     54538626                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       505318                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    220529053                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents       155638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents     39935890                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       457199                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles     40267955                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked        39284                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      3896160                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses          812                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation         6865                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads      8366915                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads      5719468                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores      4958101                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents         6865                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       269473                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       189867                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       220748756                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           211671117                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.543344                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       119942429                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.852874                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            211764540                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      266472641                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     153676419                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.646598                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.646598                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    126432716     57.20%     57.20% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult      5349145      2.42%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         2908      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     59.62% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead     54641271     24.72%     84.34% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     34608333     15.66%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    221034373                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           5110009                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.023119                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        483626      9.46%      9.46% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        28218      0.55%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%     10.02% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      2863805     56.04%     66.06% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      1734360     33.94%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    218515582                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads    680141275                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    205300333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    239396013                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        219890978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       221034373                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       870415                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     27027442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued        24699                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        67454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     17201929                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    248185536                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.890601                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.787719                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    175115192     70.56%     70.56% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     24091049      9.71%     80.27% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     13582182      5.47%     85.74% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     10540415      4.25%     89.98% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4      7587091      3.06%     93.04% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5      5960151      2.40%     95.44% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      4779676      1.93%     97.37% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      2907700      1.17%     98.54% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      3622080      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    248185536                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.890601                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses      7628800                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     15247713                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses      6370784                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes      8399286                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads      5749354                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores      3809862                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads     48017816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     36849670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     255746698                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      3227906                       # number of misc regfile writes
system.switch_cpus04.numCycles              248185754                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles               3998                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles      49707509                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    198530013                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents      5728139                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       17175580                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents     63206333                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents        37083                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    356895201                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    222977531                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    227992036                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        30787914                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     10577003                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       457199                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles     79539884                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       29461987                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    271976894                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     70517449                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       916692                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts        46055465                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       890294                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups      4951822                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads          451406795                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         445678979                       # The number of ROB writes
system.switch_cpus04.timesIdled                    41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads        4247148                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       2124359                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    95.879734                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      16251219                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     16949587                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect          161                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       494114                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     33679065                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       202919                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       387236                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses       184317                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      38913637                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       1731332                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads        60927660                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes       59631408                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       449797                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         31988420                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     14081359                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       777191                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     27731910                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    159904517                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    193158447                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    244463319                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.790133                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.087134                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    199489026     81.60%     81.60% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     12664018      5.18%     86.78% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2      6247155      2.56%     89.34% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      3357794      1.37%     90.71% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      2691290      1.10%     91.81% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      2963739      1.21%     93.03% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1090556      0.45%     93.47% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      1878382      0.77%     94.24% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     14081359      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    244463319                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      1410729                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       175224359                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            42287756                       # Number of loads committed
system.switch_cpus05.commit.membars           1095072                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    114164007     59.10%     59.10% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult      4891250      2.53%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         2716      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     42287756     21.89%     83.53% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     31812718     16.47%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    193158447                       # Class of committed instruction
system.switch_cpus05.commit.refs             74100474                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts         6375510                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         159904517                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           193158447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.552094                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.552094                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    199546725                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred        44323                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     15478822                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    225910160                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       13906744                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        25387913                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       454689                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts          766                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles      8890552                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          38913637                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        27533345                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           219792530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       101137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            197062680                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles        998012                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.156792                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     27895081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     18185470                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.794009                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    248186632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.959630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.306866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      201252088     81.09%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        5566354      2.24%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2        7294742      2.94%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3        3477278      1.40%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        4391072      1.77%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        4369915      1.76%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        2023698      0.82%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        2468284      0.99%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       17343201      6.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    248186632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       456566                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       34250653                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.887566                       # Inst execution rate
system.switch_cpus05.iew.exec_refs           89090001                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         34439996                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles       6525649                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts     48139295                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       835129                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts       128946                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     36838901                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    220627907                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts     54650005                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       497106                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    220282384                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents       163832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents     40592154                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       454689                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles     40928848                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked        39653                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      3903150                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses          835                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation         6638                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads      8409629                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads      5851506                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores      5026159                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents         6638                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       269942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       186624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       220680869                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           211379440                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.543398                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       119917531                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.851695                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            211470999                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      266326209                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     153552283                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.644291                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.644291                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    126040892     57.09%     57.09% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult      5407573      2.45%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         2716      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead     54753781     24.80%     84.34% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     34574528     15.66%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    220779490                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           5068074                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.022955                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        473184      9.34%      9.34% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        29440      0.58%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%      9.92% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      2854760     56.33%     66.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      1710690     33.75%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    218193319                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads    679539435                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    204985855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    239621424                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        219785710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       220779490                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       842197                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     27469321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued        25155                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        65006                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     17532551                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    248186632                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.889570                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.786124                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    175156028     70.57%     70.57% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     24079697      9.70%     80.28% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     13596741      5.48%     85.76% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     10522458      4.24%     89.99% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4      7592208      3.06%     93.05% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5      5974244      2.41%     95.46% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      4772164      1.92%     97.38% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      2878835      1.16%     98.54% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      3614257      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    248186632                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.889569                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses      7654245                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     15299406                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses      6393585                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes      8482020                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads      5810155                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores      3828892                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads     48139295                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     36838901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     255833948                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      3123926                       # number of misc regfile writes
system.switch_cpus05.numCycles              248186916                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               2835                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles      50685193                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    197910242                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents      5819356                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       17138434                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents     64442222                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents        36613                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    356767427                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    222829085                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    227801552                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        30696142                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     10769997                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       454689                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles     80995270                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       29891171                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    271956927                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     68216895                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       887165                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts        46394291                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       861583                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups      4987176                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads          451258287                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         445505630                       # The number of ROB writes
system.switch_cpus05.timesIdled                    38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads        4262345                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       2131965                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    95.863131                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      16306704                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     17010402                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect          149                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       494914                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     33716459                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       204870                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       366256                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses       161386                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      38930951                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       1729188                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads        61146891                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes       59760567                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       450904                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         32017199                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     14102576                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       773349                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     27684351                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    160138438                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    193439700                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    244464881                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.791278                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.088542                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    199436310     81.58%     81.58% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     12678276      5.19%     86.77% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2      6239892      2.55%     89.32% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      3366385      1.38%     90.70% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      2703150      1.11%     91.80% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      2969767      1.21%     93.02% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1079233      0.44%     93.46% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      1889292      0.77%     94.23% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     14102576      5.77%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    244464881                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      1410982                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       175443831                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            42364199                       # Number of loads committed
system.switch_cpus06.commit.membars           1098535                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    114313237     59.10%     59.10% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult      4897205      2.53%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         2704      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     42364199     21.90%     83.53% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     31862355     16.47%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    193439700                       # Class of committed instruction
system.switch_cpus06.commit.refs             74226554                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts         6399816                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         160138438                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           193439700                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.549825                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.549825                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    199529632                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred        44016                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     15528493                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    226156733                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       13888504                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        25382148                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       456075                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts          604                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles      8929852                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          38930951                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        27541933                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           219780982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes        99790                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus06.fetch.Insts            197235747                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus06.fetch.SquashCycles       1000170                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.156862                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     27905131                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     18240762                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.794707                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    248186213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.960446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.307256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      201188874     81.06%     81.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        5575695      2.25%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2        7300205      2.94%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3        3512222      1.42%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        4393497      1.77%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        4376258      1.76%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        2020608      0.81%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        2472986      1.00%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       17345868      6.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    248186213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       457936                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       34278185                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.888830                       # Inst execution rate
system.switch_cpus06.iew.exec_refs           89247062                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         34482153                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles       6580765                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts     48191119                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       832302                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts       122439                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     36883884                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    220871364                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts     54764909                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       504985                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    220595778                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents       162878                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents     40785570                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       456075                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles     41124052                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked        38616                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      3911175                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses          815                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation         6705                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads      8459779                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads      5826897                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores      5021510                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents         6705                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       270003                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       187933                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       221083932                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           211642174                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.543179                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       120088201                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.852754                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            211733840                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      266645075                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     153714507                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.645234                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.645234                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    126200961     57.08%     57.08% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult      5409455      2.45%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         2704      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     59.53% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead     54869688     24.82%     84.34% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     34617955     15.66%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    221100763                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           5078748                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.022970                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        470198      9.26%      9.26% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        28672      0.56%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      2867145     56.45%     66.28% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      1712733     33.72%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    218490541                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads    680124035                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    205224629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    239805031                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        220031970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       221100763                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       839394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     27431534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued        25639                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        66044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     17496430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    248186213                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.890866                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.786848                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    175029825     70.52%     70.52% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     24113671      9.72%     80.24% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     13637461      5.49%     85.73% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     10558692      4.25%     89.99% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4      7592889      3.06%     93.05% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5      5984999      2.41%     95.46% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      4768283      1.92%     97.38% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      2873299      1.16%     98.54% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      3627094      1.46%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    248186213                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.890865                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses      7688970                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     15368091                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses      6417545                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes      8504146                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads      5827518                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores      3849194                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads     48191119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     36883884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     256314954                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      3110735                       # number of misc regfile writes
system.switch_cpus06.numCycles              248186596                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               3156                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles      50930426                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    198216838                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents      5855787                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       17134842                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents     64560968                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents        38479                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    357305153                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    223076465                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    228081542                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        30713838                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     10669401                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       456075                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles     81037622                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       29864560                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    272198542                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     67913408                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       884037                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts        46583503                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       858877                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups      5002129                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads          451471062                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         445971100                       # The number of ROB writes
system.switch_cpus06.timesIdled                    42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads        4278418                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       2139877                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    95.900065                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      16384177                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     17084636                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect          160                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       496925                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     33873258                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       205867                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       383212                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses       177345                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      39137604                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       1736224                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted          160                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads        61468050                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes       60053178                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       452238                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         32217083                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     14178880                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       787035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     27548147                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    161050370                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    194506326                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    244482404                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.795584                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.093366                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    199202002     81.48%     81.48% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     12764273      5.22%     86.70% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2      6258841      2.56%     89.26% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      3380001      1.38%     90.64% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      2715588      1.11%     91.75% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      2995246      1.23%     92.98% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1098265      0.45%     93.43% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      1889308      0.77%     94.20% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     14178880      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    244482404                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      1419428                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       176400602                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            42549786                       # Number of loads committed
system.switch_cpus07.commit.membars           1116868                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    115018259     59.13%     59.13% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult      4906470      2.52%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         2778      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     61.66% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     42549786     21.88%     83.53% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     32029033     16.47%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    194506326                       # Class of committed instruction
system.switch_cpus07.commit.refs             74578819                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts         6415005                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         161050370                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           194506326                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.541052                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.541052                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    199250825                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred        44697                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     15600515                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    227113265                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       13986691                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        25573406                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       457349                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts          586                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles      8918441                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          39137604                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        27668392                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           219655656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       103725                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            198108777                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1004072                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.157694                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     28029014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     18326268                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.798224                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    248186716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.964481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.311234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      200999135     80.99%     80.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        5589347      2.25%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2        7322287      2.95%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3        3541050      1.43%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        4406666      1.78%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        4395131      1.77%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        2037364      0.82%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        2478090      1.00%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       17417646      7.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    248186716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       458779                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       34468803                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.892935                       # Inst execution rate
system.switch_cpus07.iew.exec_refs           89595958                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         34640913                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles       6503909                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts     48338240                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       846991                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts       132360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     37036063                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    221796665                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts     54955045                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       500476                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    221614867                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents       159090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents     40691133                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       457349                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles     41028218                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked        41288                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      3924737                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses          817                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation         6750                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads      8483535                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads      5788430                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores      5007010                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents         6750                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       269642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       189137                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       222037446                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           212633795                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.543161                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       120602097                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.856749                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            212725772                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      267838359                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     154407923                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.648908                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.648908                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    126862033     57.12%     57.12% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult      5413026      2.44%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         2778      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     59.55% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead     55060790     24.79%     84.34% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     34776722     15.66%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    222115349                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           5112437                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.023017                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        473140      9.25%      9.25% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        28051      0.55%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%      9.80% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      2885457     56.44%     66.24% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      1725789     33.76%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    219514037                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads    682137374                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    206201688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    240596066                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        220942480                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       222115349                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       854185                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     27290191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued        25695                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        67149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     17368598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    248186716                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.894953                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.791091                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    174780849     70.42%     70.42% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     24171154      9.74%     80.16% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     13645097      5.50%     85.66% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     10619961      4.28%     89.94% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4      7614514      3.07%     93.01% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5      6010924      2.42%     95.43% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      4792869      1.93%     97.36% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      2886556      1.16%     98.52% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      3664792      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    248186716                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.894952                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses      7713749                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     15418166                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses      6432107                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes      8497167                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads      5843297                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores      3853400                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads     48338240                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     37036063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     257361017                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      3164424                       # number of misc regfile writes
system.switch_cpus07.numCycles              248186932                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               2820                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles      50634476                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    199318814                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents      5784816                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       17229794                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents     64285857                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents        37914                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    358710159                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    224007382                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    229036354                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        30896189                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     10534472                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       457349                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles     80617029                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       29717373                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    273289956                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     68351875                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       899492                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts        46486446                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       873806                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups      5005212                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads          452342527                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         447814875                       # The number of ROB writes
system.switch_cpus07.timesIdled                    39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads        4288044                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       2144818                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    95.818034                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      16270618                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     16980747                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect          188                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       489548                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     33704967                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       200531                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       376802                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses       176271                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      38908621                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       1732634                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted          144                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads        60996444                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes       59693139                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       445914                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         31999835                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     14121729                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       764327                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     27749325                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    160093839                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    193449335                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    244462107                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.791326                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.089446                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    199500404     81.61%     81.61% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     12642817      5.17%     86.78% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2      6211647      2.54%     89.32% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      3328190      1.36%     90.68% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      2704874      1.11%     91.79% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      2986017      1.22%     93.01% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1089762      0.45%     93.46% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      1876667      0.77%     94.22% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     14121729      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    244462107                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      1412480                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       175504754                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            42417059                       # Number of loads committed
system.switch_cpus08.commit.membars           1077278                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    114224734     59.05%     59.05% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult      4920975      2.54%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         2646      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     42417059     21.93%     83.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     31883921     16.48%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    193449335                       # Class of committed instruction
system.switch_cpus08.commit.refs             74300980                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts         6417579                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         160093839                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           193449335                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.550250                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.550250                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    199579242                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred        43647                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     15497689                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    226180374                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       13861461                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        25342026                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       450925                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts          598                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles      8951557                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          38908621                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        27529857                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           219804094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       101520                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            197159937                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles        989118                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.156772                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     27886510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     18203783                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.794406                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    248185212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.960437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.307704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      201207213     81.07%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        5573852      2.25%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2        7311529      2.95%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3        3472406      1.40%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        4392784      1.77%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        4382092      1.77%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        2008275      0.81%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        2475510      1.00%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       17361551      7.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    248185212                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       452668                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       34262358                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.889294                       # Inst execution rate
system.switch_cpus08.iew.exec_refs           89407624                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         34521370                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles       6726689                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts     48279403                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       821567                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts       116188                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     36922900                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    220945436                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts     54886254                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       487837                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    220709937                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents       159095                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents     41269442                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       450925                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles     41607027                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked        43892                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      3919103                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses          825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation         6730                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads      8501074                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads      5862321                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores      5038975                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents         6730                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       268167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       184501                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       221309121                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           211705192                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.543082                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       120189106                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.853012                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            211796454                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      266876423                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     153801571                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.645057                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.645057                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    126110661     57.01%     57.01% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult      5437456      2.46%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         2646      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead     54992780     24.86%     84.33% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     34654232     15.67%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    221197775                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           5072391                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.022931                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        462347      9.11%      9.11% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        28986      0.57%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%      9.69% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      2879551     56.77%     66.46% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      1701507     33.54%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    218561605                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads    680269664                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    205271072                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    239904877                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        220117040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       221197775                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       828396                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     27496019                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued        24697                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        64069                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     17553942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    248185212                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.891261                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.788216                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    175062714     70.54%     70.54% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     24094689      9.71%     80.25% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     13598924      5.48%     85.72% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     10554829      4.25%     89.98% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4      7589960      3.06%     93.04% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5      6001976      2.42%     95.45% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      4765672      1.92%     97.37% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      2854585      1.15%     98.52% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      3661863      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    248185212                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.891260                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses      7708561                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     15408185                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses      6434120                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes      8542882                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads      5865718                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores      3851424                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads     48279403                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     36922900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     256631018                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      3071558                       # number of misc regfile writes
system.switch_cpus08.numCycles              248185471                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles               4281                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles      51434417                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    198181019                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents      5825502                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       17108656                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents     64847509                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents        38199                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    357341420                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    223103938                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    228052016                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        30689609                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     11176737                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       450925                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles     81826374                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       29870901                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    272337988                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     66675227                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       872692                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts        46704877                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       847591                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups      5020383                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads          451524530                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         446122085                       # The number of ROB writes
system.switch_cpus08.timesIdled                    45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads        4289390                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       2145471                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    95.880417                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      16394743                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     17099157                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect          205                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       498990                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     33883891                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       204554                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       379089                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses       174535                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      39136920                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       1735845                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted          156                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads        61438290                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes       59993895                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       454606                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         32157588                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     14154299                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       785064                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     27817098                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    160804776                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    194198059                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    244452400                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.794421                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.091776                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    199216040     81.49%     81.49% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     12785807      5.23%     86.73% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2      6242422      2.55%     89.28% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      3348001      1.37%     90.65% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      2717912      1.11%     91.76% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      3010323      1.23%     92.99% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1117422      0.46%     93.45% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      1860174      0.76%     94.21% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     14154299      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    244452400                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      1415422                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       176108296                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            42501158                       # Number of loads committed
system.switch_cpus09.commit.membars           1119221                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    114813410     59.12%     59.12% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult      4905031      2.53%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         2842      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     61.65% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     42501158     21.89%     83.53% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     31975618     16.47%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    194198059                       # Class of committed instruction
system.switch_cpus09.commit.refs             74476776                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts         6412443                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         160804776                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           194198059                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.543407                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.543407                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    199261611                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred        44396                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     15603630                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    227108190                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       13974121                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        25572672                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       459862                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts          680                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles      8918798                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          39136920                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        27661417                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           219661432                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       105975                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.Insts            198216158                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.SquashCycles       1008492                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.157691                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     28021387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     18335142                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.798656                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    248187065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.964914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.311661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      200978957     80.98%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        5585863      2.25%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2        7325133      2.95%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3        3558079      1.43%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        4408144      1.78%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        4383389      1.77%     91.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        2040122      0.82%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        2480488      1.00%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       17426890      7.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    248187065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       461867                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       34421736                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.892197                       # Inst execution rate
system.switch_cpus09.iew.exec_refs           89545900                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         34607655                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles       6671763                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts     48370346                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       844712                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts       123430                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     37012322                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    221754329                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts     54938245                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       496355                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    221431934                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents       160103                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents     41042544                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       459862                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles     41382732                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked        44165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      3918870                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses          828                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation         6915                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads      8477334                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads      5869155                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores      5036676                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents         6915                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       273295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       188572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       221884890                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           212442635                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.543152                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       120517241                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.855977                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            212535623                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      267624972                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     154277176                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.647917                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.647917                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    126712413     57.10%     57.10% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult      5420513      2.44%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         2842      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead     55050037     24.81%     84.35% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     34742485     15.65%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    221928290                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           5087173                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.022923                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        465106      9.14%      9.14% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        29787      0.59%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%      9.73% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      2879650     56.61%     66.33% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      1712630     33.67%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    219313896                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads    681762266                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    206013744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    240785784                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        220902221                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       221928290                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       852108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     27556127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued        25057                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        67044                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     17654501                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    248187065                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.894198                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.790061                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    174801198     70.43%     70.43% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     24181238      9.74%     80.17% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     13637235      5.49%     85.67% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     10631579      4.28%     89.95% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4      7613714      3.07%     93.02% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5      6025796      2.43%     95.45% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      4761094      1.92%     97.37% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      2854243      1.15%     98.52% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      3680968      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    248187065                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.894197                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses      7701567                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     15393608                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses      6428891                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes      8531130                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads      5881789                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores      3875686                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads     48370346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     37012322                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     257143050                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      3156236                       # number of misc regfile writes
system.switch_cpus09.numCycles              248187272                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles               2480                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles      51153426                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    199009148                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents      5766709                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       17217528                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents     64141514                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents        39401                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    358729618                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    223963207                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    229021099                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        30891617                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     11372302                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       459862                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles     81314304                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       30011809                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    273238699                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     67150327                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       897269                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts        46533393                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       871527                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups      5016282                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads          452296204                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         447766604                       # The number of ROB writes
system.switch_cpus09.timesIdled                    38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads        4285879                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       2143743                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    95.734838                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      16208494                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     16930612                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect          189                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       491205                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     33584809                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       205602                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       385420                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses       179818                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      38813703                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       1724386                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads        60848859                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes       59508492                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       446402                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         31972221                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     14051408                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       782985                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     27277728                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    159723493                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    192913460                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    244520693                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.788945                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.085591                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    199589618     81.62%     81.62% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     12678616      5.19%     86.81% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2      6218884      2.54%     89.35% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      3342426      1.37%     90.72% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      2686440      1.10%     91.82% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      2975586      1.22%     93.04% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1109161      0.45%     93.49% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      1868554      0.76%     94.25% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     14051408      5.75%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    244520693                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      1410015                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       174981686                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            42183109                       # Number of loads committed
system.switch_cpus10.commit.membars           1100277                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    114097357     59.14%     59.14% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult      4867154      2.52%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         2700      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     42183109     21.87%     83.54% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     31763140     16.46%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    192913460                       # Class of committed instruction
system.switch_cpus10.commit.refs             73946249                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts         6348318                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         159723493                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           192913460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.553851                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.553851                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    199644397                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred        44814                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     15435058                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    225201727                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       13883699                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        25396546                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       451289                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts          596                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles      8810283                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          38813703                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        27441726                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           219893080                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       103523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            196381326                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles        992184                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.156389                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     27797006                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     18138482                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.791265                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    248186215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.956275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.303431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      201416206     81.16%     81.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        5534413      2.23%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2        7268860      2.93%     86.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3        3490839      1.41%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        4366559      1.76%     89.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        4352862      1.75%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        2022163      0.81%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        2448419      0.99%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       17285894      6.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    248186215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       454055                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       34196790                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.885149                       # Inst execution rate
system.switch_cpus10.iew.exec_refs           88757909                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         34349371                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles       6516137                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts     47924607                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       841206                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts       116271                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     36730112                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    219935493                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts     54408538                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       492046                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    219682005                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents       160330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents     40225029                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       451289                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles     40563346                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked        41385                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      3892007                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses         1481                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation         6697                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads      8345672                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads      5741496                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores      4966971                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents         6697                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       267761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       186294                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       220058549                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           210839097                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.543275                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       119552275                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.849519                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            210932051                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      265543818                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     153121898                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.643562                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.643562                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    125799516     57.14%     57.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult      5371249      2.44%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         2700      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     59.58% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead     54515597     24.76%     84.34% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     34484990     15.66%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    220174052                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           5063153                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.022996                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        471686      9.32%      9.32% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        29144      0.58%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      2850006     56.29%     66.18% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      1712317     33.82%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    217616329                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads    678389597                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    204474717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    238527012                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        219087303                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       220174052                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       848190                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     27022026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued        24621                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        65204                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     17264215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    248186215                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.887132                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.785432                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    175416724     70.68%     70.68% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     23995112      9.67%     80.35% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     13504137      5.44%     85.79% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     10508242      4.23%     90.02% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4      7551943      3.04%     93.07% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5      5957370      2.40%     95.47% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      4756512      1.92%     97.38% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      2857154      1.15%     98.53% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      3639021      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    248186215                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.887131                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses      7620876                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     15232495                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses      6364380                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes      8436764                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads      5788449                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores      3802270                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads     47924607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     36730112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     254984753                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      3147100                       # number of misc regfile writes
system.switch_cpus10.numCycles              248186562                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles               3189                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles      50277870                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    197672454                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents      5752955                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       17087011                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents     63649397                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents        38200                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    355601725                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    222120480                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    227060607                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        30648293                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     10963692                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       451289                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles     80353004                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       29388140                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    271031482                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     69368746                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       893596                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts        45969777                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       867801                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups      4964850                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads          450646615                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         444049437                       # The number of ROB writes
system.switch_cpus10.timesIdled                    43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads        4242903                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       2122842                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    95.792921                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      16330189                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     17047386                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect          161                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       492765                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     33830776                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       205203                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       379326                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses       174123                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      39069995                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       1738292                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads        61294596                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes       59940837                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       448375                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         32155917                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     14162889                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       776708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     27690346                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    160715580                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    194152561                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    244466973                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.794187                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.092199                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    199304276     81.53%     81.53% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     12712403      5.20%     86.73% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2      6244516      2.55%     89.28% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      3361800      1.38%     90.66% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      2704503      1.11%     91.76% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      2995419      1.23%     92.99% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1100662      0.45%     93.44% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      1880505      0.77%     94.21% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     14162889      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    244466973                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      1418692                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       176110122                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            42505748                       # Number of loads committed
system.switch_cpus11.commit.membars           1091060                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    114752207     59.10%     59.10% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult      4920812      2.53%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         2628      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     61.64% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     42505748     21.89%     83.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     31971166     16.47%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    194152561                       # Class of committed instruction
system.switch_cpus11.commit.refs             74476914                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts         6411504                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         160715580                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           194152561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.544256                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.544256                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    199360942                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred        44404                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     15555548                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    226863804                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       13943310                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        25499941                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       453459                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts          606                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles      8927767                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          39069995                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        27628129                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           219700043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       101744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            197795174                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles        995698                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.157422                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     27987514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     18273684                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.796964                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    248185421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.963326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.310415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      201066653     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        5581017      2.25%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2        7324083      2.95%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3        3506476      1.41%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        4406487      1.78%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        4392646      1.77%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        2021617      0.81%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        2475521      1.00%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       17410921      7.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    248185421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       455799                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       34416674                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.891766                       # Inst execution rate
system.switch_cpus11.iew.exec_refs           89512601                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         34596485                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles       6577714                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts     48342646                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       835152                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts       115848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     36998775                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    221581388                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts     54916116                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       491809                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    221323908                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents       160910                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents     40939290                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       453459                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles     41276661                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked        41998                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      3924106                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses         1431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation         6685                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads      8460473                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads      5836867                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores      5027604                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents         6685                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       269018                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       186781                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       221838095                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           212361697                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.543153                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       120492072                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.855656                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            212454886                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      267551171                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     154249237                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.647561                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.647561                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    126624259     57.09%     57.09% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult      5434139      2.45%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         2628      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     59.54% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead     55024164     24.81%     84.34% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     34730527     15.66%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    221815717                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           5093874                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.022964                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        469207      9.21%      9.21% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        29150      0.57%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%      9.78% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      2879970     56.54%     66.32% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      1715547     33.68%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    219212059                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads    681549551                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    205932346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    240486320                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        220739500                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       221815717                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       841888                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     27428721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued        24808                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        65180                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     17509984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    248185421                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.893750                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.790370                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    174889262     70.47%     70.47% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     24137972      9.73%     80.19% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     13620295      5.49%     85.68% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     10589793      4.27%     89.95% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4      7604598      3.06%     93.01% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5      6018718      2.43%     95.44% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      4784917      1.93%     97.36% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      2872636      1.16%     98.52% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      3667230      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    248185421                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.893748                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses      7697532                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     15385986                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses      6429351                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes      8530052                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads      5849672                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores      3839257                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads     48342646                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     36998775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     257053656                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      3122128                       # number of misc regfile writes
system.switch_cpus11.numCycles              248185954                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               3798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles      50942861                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    198945588                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents      5812358                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       17188782                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents     64603263                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents        37226                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    358359560                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    223767767                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    228769013                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        30828526                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     10741941                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       453459                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles     81142708                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       29823301                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    273065939                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     67629083                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       887049                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts        46599850                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       861658                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups      5016887                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads          452131170                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         447405796                       # The number of ROB writes
system.switch_cpus11.timesIdled                    47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads        4286235                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       2144484                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    95.836280                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      16401005                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     17113566                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect          190                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       499837                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     33888311                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       203673                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       377916                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses       174243                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      39134333                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       1736882                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads        61415535                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes       59982252                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       455654                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         32116389                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     14146538                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       778833                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     28040500                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    160655200                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    194035593                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    244421904                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.793855                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.091233                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    199233309     81.51%     81.51% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     12756100      5.22%     86.73% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2      6246786      2.56%     89.29% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      3351366      1.37%     90.66% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      2713421      1.11%     91.77% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      3002713      1.23%     93.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1109427      0.45%     93.45% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      1862244      0.76%     94.21% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     14146538      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    244421904                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      1413724                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       175971638                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            42494883                       # Number of loads committed
system.switch_cpus12.commit.membars           1112519                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    114673750     59.10%     59.10% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult      4911398      2.53%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         2804      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     42494883     21.90%     83.53% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     31952758     16.47%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    194035593                       # Class of committed instruction
system.switch_cpus12.commit.refs             74447641                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts         6418200                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         160655200                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           194035593                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.544833                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.544833                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    199262067                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred        44191                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     15608892                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    227159372                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       13973943                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        25549701                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       460911                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts          659                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles      8938528                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          39134333                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        27666653                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           219652279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       106197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            198279845                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1010188                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.157682                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     28027727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     18341560                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.798918                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    248185151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.965267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.312025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      200958854     80.97%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        5593409      2.25%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2        7327375      2.95%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3        3548410      1.43%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        4417745      1.78%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        4385129      1.77%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        2035853      0.82%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        2487286      1.00%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       17431090      7.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    248185151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       463097                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       34401857                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.892193                       # Inst execution rate
system.switch_cpus12.iew.exec_refs           89579741                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         34601070                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles       6671271                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts     48416672                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       838236                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts       125706                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     37015815                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    221810085                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts     54978671                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       497468                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    221429277                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents       165050                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents     40888487                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       460911                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles     41229896                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked        43207                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      3920127                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses          858                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation         6926                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads      8487531                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads      5921785                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores      5063056                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents         6926                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       273769                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       189328                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       221890604                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           212428840                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.543245                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       120540978                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.855928                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            212522713                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      267642628                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     154289419                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.647319                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.647319                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    126667113     57.08%     57.08% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult      5431919      2.45%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         2804      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead     55089711     24.82%     84.35% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     34735198     15.65%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    221926745                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           5073727                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.022862                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        462824      9.12%      9.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        29954      0.59%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%      9.71% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      2873148     56.63%     66.34% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      1707801     33.66%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    219292348                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads    681731765                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    205992019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    241035534                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        220964461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       221926745                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       845624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     27774480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued        25307                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        66790                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     17790332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    248185151                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.894198                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.789395                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    174769482     70.42%     70.42% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     24187482      9.75%     80.16% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     13658647      5.50%     85.67% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     10635167      4.29%     89.95% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4      7620212      3.07%     93.02% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5      6032066      2.43%     95.45% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      4761843      1.92%     97.37% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      2857784      1.15%     98.52% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      3662468      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    248185151                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.894197                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses      7708124                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     15405910                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses      6436821                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes      8555478                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads      5884201                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores      3867067                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads     48416672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     37015815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     257213524                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      3132390                       # number of misc regfile writes
system.switch_cpus12.numCycles              248185495                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles               4256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles      51025506                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    198836474                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents      5813342                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       17226011                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents     64661227                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents        38479                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    358869856                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    224018905                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    229088664                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        30880283                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     10932345                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       460911                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles     81413266                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       30252172                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    273326651                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     67179167                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       890363                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts        46655813                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       864927                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups      5026351                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads          452334812                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         447916940                       # The number of ROB writes
system.switch_cpus12.timesIdled                    47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads        4291219                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       2146351                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    95.779848                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      16361150                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     17082038                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect          157                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       496508                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     33828394                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       201838                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       382041                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses       180203                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      39064986                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       1735427                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads        61301808                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes       59907645                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       452569                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         32088003                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     14138671                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       774259                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     27890010                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    160530296                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    193911740                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    244443106                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.793280                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.090715                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    199294563     81.53%     81.53% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     12728782      5.21%     86.74% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2      6251057      2.56%     89.29% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      3356620      1.37%     90.67% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      2712933      1.11%     91.78% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      2988112      1.22%     93.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1097252      0.45%     93.45% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      1875116      0.77%     94.22% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     14138671      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    244443106                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      1413567                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       175877722                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            42484748                       # Number of loads committed
system.switch_cpus13.commit.membars           1103229                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    114568695     59.08%     59.08% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult      4915143      2.53%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         2752      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     61.62% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     42484748     21.91%     83.53% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     31940402     16.47%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    193911740                       # Class of committed instruction
system.switch_cpus13.commit.refs             74425150                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts         6420666                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         160530296                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           193911740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.546040                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.546040                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    199358421                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred        43949                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     15576019                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    226863557                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       13942023                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        25480371                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       457771                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts          585                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles      8947319                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          39064986                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        27621911                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           219701247                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       103392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus13.fetch.Insts            197944241                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus13.fetch.SquashCycles       1003420                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.157402                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     27982924                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     18298415                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.797563                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    248185906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.963838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.310704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      201034033     81.00%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        5585961      2.25%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2        7319460      2.95%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3        3528317      1.42%     87.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        4409787      1.78%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        4385775      1.77%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        2030365      0.82%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        2486769      1.00%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       17405439      7.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    248185906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       460385                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       34362508                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.891375                       # Inst execution rate
system.switch_cpus13.iew.exec_refs           89536357                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         34579139                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles       6620066                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts     48369955                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       833392                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts       122232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     36993631                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    221539484                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts     54957218                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       498770                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    221227109                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents       163193                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents     40874259                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       457771                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles     41214315                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked        42158                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      3921331                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses         1436                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation         6835                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads      8495109                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads      5885191                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores      5053214                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents         6835                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       272642                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       187743                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       221697871                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           212223271                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.543237                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       120434559                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.855097                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            212316851                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      267428015                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     154145475                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.646814                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.646814                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    126509949     57.06%     57.06% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult      5432822      2.45%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         2752      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     59.51% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead     55066791     24.84%     84.34% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     34713571     15.66%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    221725885                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           5074727                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.022887                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        465566      9.17%      9.17% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        29605      0.58%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%      9.76% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      2870366     56.56%     66.32% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      1709190     33.68%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    219081263                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads    681308505                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    205784500                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    240610956                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        220699000                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       221725885                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       840484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     27627668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued        25284                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        66225                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     17685731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    248185906                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.893386                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.788640                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    174824358     70.44%     70.44% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     24178276      9.74%     80.18% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     13655179      5.50%     85.68% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     10613106      4.28%     89.96% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4      7619148      3.07%     93.03% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5      6012452      2.42%     95.45% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      4770347      1.92%     97.38% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      2867321      1.16%     98.53% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      3645719      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    248185906                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.893385                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses      7719349                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     15429176                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses      6438771                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes      8562578                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads      5865120                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores      3860058                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads     48369955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     36993631                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     257107160                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      3114055                       # number of misc regfile writes
system.switch_cpus13.numCycles              248186263                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles               3489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles      50970699                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    198695527                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents      5853405                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       17194741                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents     64883658                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents        39054                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    358443128                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    223743485                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    228767500                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        30821651                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     10937813                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       457771                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles     81635887                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       30071879                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    273027208                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     67105156                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       885131                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts        46687119                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       859823                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups      5030891                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads          452090166                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         447348018                       # The number of ROB writes
system.switch_cpus13.timesIdled                    49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads        4292473                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       2147665                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    95.778112                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      16331986                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     17051898                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect          181                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       495936                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     33835475                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       206682                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       385814                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses       179132                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      39100483                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       1735917                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads        61268058                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes       59915271                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       450954                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         32176967                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     14154601                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       789245                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     27604074                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    160773855                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    194171018                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    244476742                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.794231                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.091852                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    199268067     81.51%     81.51% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     12761965      5.22%     86.73% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2      6245804      2.55%     89.28% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      3351386      1.37%     90.65% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      2708662      1.11%     91.76% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      2998597      1.23%     92.99% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1114774      0.46%     93.44% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      1872886      0.77%     94.21% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     14154601      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    244476742                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      1418330                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       176119000                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            42462426                       # Number of loads committed
system.switch_cpus14.commit.membars           1112723                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    114838908     59.14%     59.14% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult      4898322      2.52%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         2806      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     42462426     21.87%     83.54% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     31968556     16.46%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    194171018                       # Class of committed instruction
system.switch_cpus14.commit.refs             74430982                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts         6391263                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         160773855                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           194171018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.543691                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.543691                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    199315987                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred        44999                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     15552132                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    226831875                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       13968189                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        25560789                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       455969                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts          587                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles      8884058                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          39100483                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        27646507                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           219679610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       105514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            197872863                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1001902                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.157546                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     28004418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     18274585                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.797279                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    248184994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.963404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.310467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      201066579     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        5574931      2.25%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2        7320208      2.95%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3        3518413      1.42%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        4401547      1.77%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        4384317      1.77%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        2038651      0.82%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        2470706      1.00%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       17409642      7.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    248184994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       458059                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       34427732                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.891406                       # Inst execution rate
system.switch_cpus14.iew.exec_refs           89403506                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         34587687                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles       6578226                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts     48275560                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       848326                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts       118981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     36984513                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    221514690                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts     54815819                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       495244                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    221233640                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents       159837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents     40704671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       455969                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles     41043662                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked        42810                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      3915122                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses          820                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation         6751                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads      8420809                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads      5813101                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores      5015929                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents         6751                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       270632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       187427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       221640728                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           212306239                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.543266                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       120409893                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.855435                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            212399005                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      267421838                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     154192712                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.647798                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.647798                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    126669462     57.13%     57.13% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult      5408767      2.44%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         2806      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     59.57% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead     54924843     24.77%     84.34% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     34723006     15.66%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    221728884                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           5103193                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.023015                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        471879      9.25%      9.25% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        29331      0.57%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%      9.82% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      2879760     56.43%     66.25% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      1722223     33.75%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    219169728                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads    681455285                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    205898364                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    240379420                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        220659147                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       221728884                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       855543                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     27343529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued        24676                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        66298                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     17457769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    248184994                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.893402                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.790548                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    174928589     70.48%     70.48% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     24140828      9.73%     80.21% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     13587927      5.47%     85.69% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     10595951      4.27%     89.95% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4      7595855      3.06%     93.01% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5      6004980      2.42%     95.43% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      4781605      1.93%     97.36% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      2867673      1.16%     98.52% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      3681586      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    248184994                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.893401                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses      7662349                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     15315346                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses      6407875                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes      8485110                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads      5838740                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores      3838906                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads     48275560                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     36984513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     256717357                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      3172855                       # number of misc regfile writes
system.switch_cpus14.numCycles              248185112                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               4640                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles      50694676                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    198966462                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents      5787075                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       17201772                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents     64020321                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents        37279                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    358138321                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    223713706                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    228714828                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        30855700                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     11064923                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       455969                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles     80872150                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       29748217                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    272979755                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     68104725                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       901155                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts        46383575                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       875134                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups      4993498                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads          452082686                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         447260036                       # The number of ROB writes
system.switch_cpus14.timesIdled                    41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads        4271839                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       2136756                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    95.718045                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      16306617                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     17036095                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect          171                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       494765                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     33774654                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       208269                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       389420                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses       181151                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      39045343                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       1732858                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads        61215282                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes       59847324                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       449446                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         32166107                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     14136310                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       791774                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     27351964                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    160623069                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    193974302                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    244505818                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.793332                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.090743                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    199339294     81.53%     81.53% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     12738643      5.21%     86.74% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2      6249415      2.56%     89.29% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      3368622      1.38%     90.67% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      2696266      1.10%     91.77% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      2989173      1.22%     93.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1107111      0.45%     93.45% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      1880984      0.77%     94.22% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     14136310      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    244505818                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      1418267                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       175929963                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            42383238                       # Number of loads committed
system.switch_cpus15.commit.membars           1113145                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    114778988     59.17%     59.17% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult      4882257      2.52%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         2696      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     42383238     21.85%     83.54% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     31927123     16.46%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    193974302                       # Class of committed instruction
system.switch_cpus15.commit.refs             74310361                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts         6368667                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         160623069                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           193974302                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.545135                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.545135                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    199398005                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred        45329                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     15527738                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    226372724                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       13948045                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        25516972                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       454564                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts          556                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles      8866453                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          39045343                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        27599289                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           219725762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       103318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.Insts            197439030                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.SquashCycles        999766                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.157324                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     27958395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     18247744                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.795534                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    248184040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.961274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.308113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      201157291     81.05%     81.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        5570828      2.24%     83.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2        7297114      2.94%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3        3522301      1.42%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        4391016      1.77%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        4385836      1.77%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        2034364      0.82%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        2460806      0.99%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       17364484      7.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    248184040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       456832                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       34400367                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.889914                       # Inst execution rate
system.switch_cpus15.iew.exec_refs           89196284                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         34521805                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles       6514532                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts     48129124                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       850631                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts       118504                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     36907430                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    221069106                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts     54674479                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       496718                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    220862528                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents       155724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents     40570444                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       454564                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles     40903863                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked        43347                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      3907813                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses         1155                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation         6634                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads      8398173                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads      5745869                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores      4980293                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents         6634                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       268425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       188407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       221207748                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           211960146                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.543197                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       120159309                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.854043                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            212053534                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      266923964                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     153917625                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.647193                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.647193                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    126531642     57.16%     57.16% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult      5385483      2.43%     59.59% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         2696      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     59.60% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead     54781488     24.75%     84.34% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     34657937     15.66%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    221359246                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           5107874                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.023075                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        477002      9.34%      9.34% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        28527      0.56%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%      9.90% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      2876798     56.32%     66.22% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      1725547     33.78%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    218815907                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads    680741911                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    205575252                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    239727193                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        220211273                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       221359246                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       857833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     27094702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued        24754                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        66058                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     17268025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    248184040                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.891916                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.789608                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    175062901     70.54%     70.54% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     24091983      9.71%     80.24% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     13573613      5.47%     85.71% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     10556440      4.25%     89.97% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4      7583777      3.06%     93.02% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5      5984476      2.41%     95.43% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      4787131      1.93%     97.36% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      2879309      1.16%     98.52% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      3664410      1.48%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    248184040                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.891915                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses      7651213                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     15293249                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses      6384894                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes      8442824                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads      5798716                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores      3819775                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads     48129124                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     36907430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     256210925                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      3182237                       # number of misc regfile writes
system.switch_cpus15.numCycles              248184253                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles               5499                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles      50490320                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    198767085                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents      5803507                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       17172367                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents     63868296                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents        36805                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    357378037                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    223273500                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    228253318                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        30808679                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     10684845                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       454564                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles     80317088                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       29486119                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    272392613                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     68941021                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       903687                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts        46226679                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       877678                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups      4972801                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads          451679618                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         446332439                       # The number of ROB writes
system.switch_cpus15.timesIdled                    57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads        4256567                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       2129394                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    95.831639                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      16269232                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     16976890                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect          199                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       493829                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     33683081                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       202539                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       384580                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses       182041                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      38909825                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       1728953                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted          154                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads        60999399                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes       59654508                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       449783                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         31987387                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     14093459                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       775784                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     27663477                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    159965764                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    193229365                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    244468363                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.790406                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     2.087623                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    199492048     81.60%     81.60% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     12675422      5.18%     86.79% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2      6216573      2.54%     89.33% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      3353895      1.37%     90.70% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      2700682      1.10%     91.81% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      2978149      1.22%     93.03% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1088978      0.45%     93.47% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      1869157      0.76%     94.24% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     14093459      5.76%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    244468363                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      1409950                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       175272530                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            42314814                       # Number of loads committed
system.switch_cpus16.commit.membars           1098920                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    114191007     59.10%     59.10% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult      4892969      2.53%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         2718      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     61.63% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     42314814     21.90%     83.53% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     31827857     16.47%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    193229365                       # Class of committed instruction
system.switch_cpus16.commit.refs             74142671                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts         6387291                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         159965764                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           193229365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.551476                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.551476                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    199551111                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred        44053                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     15490645                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    225922691                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       13889543                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        25399944                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       454853                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts          584                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles      8887335                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          38909825                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        27516102                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           219808401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       102503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.Insts            197080420                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.SquashCycles        997798                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.156779                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     27875489                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     18200724                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.794093                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    248182789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.959697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.306889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      201245382     81.09%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        5560976      2.24%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2        7293444      2.94%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3        3494932      1.41%     87.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        4385736      1.77%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        4365405      1.76%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        2024457      0.82%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        2468643      0.99%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       17343814      6.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    248182789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       457372                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       34241239                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.887789                       # Inst execution rate
system.switch_cpus16.iew.exec_refs           89139953                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         34447152                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles       6691854                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts     48152389                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       834662                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts       121090                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     36849225                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    220632354                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts     54692801                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       496038                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    220334049                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents       163698                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents     40738403                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       454853                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles     41080068                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked        41698                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      3906207                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses         1408                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation         6830                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads      8435016                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads      5837542                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores      5021344                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents         6830                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       270547                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       186825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       220834116                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           211396153                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.543194                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       119955745                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.851775                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            211488700                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      266371585                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     153554676                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.644548                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.644548                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    126038057     57.07%     57.07% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult      5405935      2.45%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         2718      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead     54801813     24.82%     84.34% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     34581564     15.66%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    220830087                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           5065150                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.022937                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        464549      9.17%      9.17% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        29248      0.58%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      2866241     56.59%     66.34% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      1705112     33.66%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    218227626                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads    679607042                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    204992269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    239526461                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        219790648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       220830087                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       841706                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     27402850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued        24803                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        65922                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     17537671                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    248182789                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.889788                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.786736                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    175150151     70.57%     70.57% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     24083029      9.70%     80.28% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     13573013      5.47%     85.75% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     10560547      4.26%     90.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4      7573606      3.05%     93.05% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5      5981589      2.41%     95.46% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      4756129      1.92%     97.38% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      2857552      1.15%     98.53% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      3647173      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    248182789                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.889787                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses      7667611                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     15325874                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses      6403884                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes      8515147                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads      5834788                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores      3839758                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads     48152389                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     36849225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     255947482                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      3118793                       # number of misc regfile writes
system.switch_cpus16.numCycles              248183038                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles               6714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles      50910980                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    197993681                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents      5798878                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       17121914                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents     64418687                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents        39529                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    356878500                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    222823504                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    227807557                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        30698005                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     11005946                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       454853                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles     81206904                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       29813737                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    271928161                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     67790129                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       886478                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts        46401602                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       861029                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups      5003746                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads          451252881                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         445501728                       # The number of ROB writes
system.switch_cpus16.timesIdled                    59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads        4269216                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       2136040                       # number of vector regfile writes
system.switch_cpus17.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus17.branchPred.BTBHitPct    95.802515                       # BTB Hit Percentage
system.switch_cpus17.branchPred.BTBHits      16330811                       # Number of BTB hits
system.switch_cpus17.branchPred.BTBLookups     17046328                       # Number of BTB lookups
system.switch_cpus17.branchPred.RASInCorrect          179                       # Number of incorrect RAS predictions.
system.switch_cpus17.branchPred.condIncorrect       492223                       # Number of conditional branches incorrect
system.switch_cpus17.branchPred.condPredicted     33816688                       # Number of conditional branches predicted
system.switch_cpus17.branchPred.indirectHits       201737                       # Number of indirect target hits.
system.switch_cpus17.branchPred.indirectLookups       382805                       # Number of indirect predictor lookups.
system.switch_cpus17.branchPred.indirectMisses       181068                       # Number of indirect misses.
system.switch_cpus17.branchPred.lookups      39046600                       # Number of BP lookups
system.switch_cpus17.branchPred.usedRAS       1737481                       # Number of times the RAS was used to get a target.
system.switch_cpus17.branchPredindirectMispredicted          135                       # Number of mispredicted indirect branches.
system.switch_cpus17.cc_regfile_reads        61258545                       # number of cc regfile reads
system.switch_cpus17.cc_regfile_writes       59912463                       # number of cc regfile writes
system.switch_cpus17.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus17.commit.branchMispredicts       448321                       # The number of times a branch was mispredicted
system.switch_cpus17.commit.branches         32109504                       # Number of branches committed
system.switch_cpus17.commit.bw_lim_events     14160756                       # number cycles where commit BW limit reached
system.switch_cpus17.commit.commitNonSpecStalls       769553                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus17.commit.commitSquashedInsts     27831672                       # The number of squashed insts skipped by commit
system.switch_cpus17.commit.committedInsts    160580881                       # Number of instructions committed
system.switch_cpus17.commit.committedOps    194015957                       # Number of ops (including micro ops) committed
system.switch_cpus17.commit.committed_per_cycle::samples    244450061                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::mean     0.793683                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::stdev     2.091852                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::0    199335999     81.54%     81.54% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::1     12687239      5.19%     86.73% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::2      6240180      2.55%     89.29% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::3      3357432      1.37%     90.66% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::4      2706037      1.11%     91.77% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::5      2989284      1.22%     92.99% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::6      1092492      0.45%     93.44% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::7      1880642      0.77%     94.21% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::8     14160756      5.79%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus17.commit.committed_per_cycle::total    244450061                       # Number of insts commited each cycle
system.switch_cpus17.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus17.commit.function_calls      1416624                       # Number of function calls committed.
system.switch_cpus17.commit.int_insts       175991018                       # Number of committed integer instructions.
system.switch_cpus17.commit.loads            42516507                       # Number of loads committed
system.switch_cpus17.commit.membars           1083552                       # Number of memory barriers committed
system.switch_cpus17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntAlu    114605807     59.07%     59.07% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntMult      4930429      2.54%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IntDiv         2676      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShift            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAes            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdAesMix            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma2            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdShaSigma3            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::SimdPredAlu            0      0.00%     61.61% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemRead     42516507     21.91%     83.53% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::MemWrite     31960538     16.47%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus17.commit.op_class_0::total    194015957                       # Class of committed instruction
system.switch_cpus17.commit.refs             74477045                       # Number of memory references committed
system.switch_cpus17.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus17.commit.vec_insts         6427044                       # Number of committed Vector instructions.
system.switch_cpus17.committedInsts         160580881                       # Number of Instructions Simulated
system.switch_cpus17.committedOps           194015957                       # Number of Ops (including micro ops) Simulated
system.switch_cpus17.cpi                     1.545547                       # CPI: Cycles Per Instruction
system.switch_cpus17.cpi_total               1.545547                       # CPI: Total CPI of All Threads
system.switch_cpus17.decode.BlockedCycles    199380494                       # Number of cycles decode is blocked
system.switch_cpus17.decode.BranchMispred        43910                       # Number of times decode detected a branch misprediction
system.switch_cpus17.decode.BranchResolved     15555482                       # Number of times decode resolved a branch
system.switch_cpus17.decode.DecodedInsts    226856798                       # Number of instructions handled by decode
system.switch_cpus17.decode.IdleCycles       13934316                       # Number of cycles decode is idle
system.switch_cpus17.decode.RunCycles        25467901                       # Number of cycles decode is running
system.switch_cpus17.decode.SquashCycles       453359                       # Number of cycles decode is squashing
system.switch_cpus17.decode.SquashedInsts          628                       # Number of squashed instructions handled by decode
system.switch_cpus17.decode.UnblockCycles      8949053                       # Number of cycles decode is unblocking
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.fetch.Branches          39046600                       # Number of branches that fetch encountered
system.switch_cpus17.fetch.CacheLines        27615981                       # Number of cache lines fetched
system.switch_cpus17.fetch.Cycles           219712213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus17.fetch.IcacheSquashes       101188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus17.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.switch_cpus17.fetch.Insts            197799310                       # Number of instructions fetch has processed
system.switch_cpus17.fetch.MiscStallCycles           53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus17.fetch.SquashCycles        994522                       # Number of cycles fetch has spent squashing
system.switch_cpus17.fetch.branchRate        0.157328                       # Number of branch fetches per cycle
system.switch_cpus17.fetch.icacheStallCycles     27975588                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus17.fetch.predictedBranches     18270029                       # Number of branches that fetch has predicted taken
system.switch_cpus17.fetch.rate              0.796982                       # Number of inst fetches per cycle
system.switch_cpus17.fetch.rateDist::samples    248185124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::mean     0.963401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::stdev     2.310585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::0      201065126     81.01%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::1        5582342      2.25%     83.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::2        7330035      2.95%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::3        3496793      1.41%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::4        4407122      1.78%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::5        4389694      1.77%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::6        2017928      0.81%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::7        2484181      1.00%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::8       17411903      7.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.fetch.rateDist::total    248185124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus17.idleCycles                   243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus17.iew.branchMispredicts       455091                       # Number of branch mispredicts detected at execute
system.switch_cpus17.iew.exec_branches       34379625                       # Number of branches executed
system.switch_cpus17.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus17.iew.exec_rate           0.891704                       # Inst execution rate
system.switch_cpus17.iew.exec_refs           89579028                       # number of memory reference insts executed
system.switch_cpus17.iew.exec_stores         34603693                       # Number of stores executed
system.switch_cpus17.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus17.iew.iewBlockCycles       6618910                       # Number of cycles IEW is blocking
system.switch_cpus17.iew.iewDispLoadInsts     48391670                       # Number of dispatched load instructions
system.switch_cpus17.iew.iewDispNonSpecInsts       827507                       # Number of dispatched non-speculative instructions
system.switch_cpus17.iew.iewDispSquashedInsts       120223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus17.iew.iewDispStoreInsts     37011608                       # Number of dispatched store instructions
system.switch_cpus17.iew.iewDispatchedInsts    221581373                       # Number of instructions dispatched to IQ
system.switch_cpus17.iew.iewExecLoadInsts     54975335                       # Number of load instructions executed
system.switch_cpus17.iew.iewExecSquashedInsts       493035                       # Number of squashed instructions skipped in execute
system.switch_cpus17.iew.iewExecutedInsts    221307972                       # Number of executed instructions
system.switch_cpus17.iew.iewIQFullEvents       163887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus17.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus17.iew.iewLSQFullEvents     41027996                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus17.iew.iewSquashCycles       453359                       # Number of cycles IEW is squashing
system.switch_cpus17.iew.iewUnblockCycles     41367632                       # Number of cycles IEW is unblocking
system.switch_cpus17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus17.iew.lsq.thread0.cacheBlocked        41773                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus17.iew.lsq.thread0.forwLoads      3925909                       # Number of loads that had data forwarded from stores
system.switch_cpus17.iew.lsq.thread0.ignoredResponses          826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus17.iew.lsq.thread0.memOrderViolation         6700                       # Number of memory ordering violations
system.switch_cpus17.iew.lsq.thread0.rescheduledLoads      8483701                       # Number of loads that were rescheduled
system.switch_cpus17.iew.lsq.thread0.squashedLoads      5875130                       # Number of loads squashed
system.switch_cpus17.iew.lsq.thread0.squashedStores      5051042                       # Number of stores squashed
system.switch_cpus17.iew.memOrderViolationEvents         6700                       # Number of memory order violations
system.switch_cpus17.iew.predictedNotTakenIncorrect       269848                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus17.iew.predictedTakenIncorrect       185243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus17.iew.wb_consumers       221880579                       # num instructions consuming a value
system.switch_cpus17.iew.wb_count           212326126                       # cumulative count of insts written-back
system.switch_cpus17.iew.wb_fanout           0.543159                       # average fanout of values written-back
system.switch_cpus17.iew.wb_producers       120516359                       # num instructions producing a value
system.switch_cpus17.iew.wb_rate             0.855514                       # insts written-back per cycle
system.switch_cpus17.iew.wb_sent            212417035                       # cumulative count of insts sent to commit
system.switch_cpus17.int_regfile_reads      267566555                       # number of integer regfile reads
system.switch_cpus17.int_regfile_writes     154238930                       # number of integer regfile writes
system.switch_cpus17.ipc                     0.647020                       # IPC: Instructions Per Cycle
system.switch_cpus17.ipc_total               0.647020                       # IPC: Total IPC of All Threads
system.switch_cpus17.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntAlu    126530382     57.05%     57.05% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntMult      5448439      2.46%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IntDiv         2676      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShift            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAes            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdAesMix            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::SimdPredAlu            0      0.00%     59.50% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemRead     55082383     24.83%     84.34% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::MemWrite     34737127     15.66%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus17.iq.FU_type_0::total    221801007                       # Type of FU issued
system.switch_cpus17.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus17.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus17.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus17.iq.fu_busy_cnt           5083818                       # FU busy when requested
system.switch_cpus17.iq.fu_busy_rate         0.022921                       # FU busy rate (busy events/executed inst)
system.switch_cpus17.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntAlu        466455      9.18%      9.18% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntMult        28927      0.57%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IntDiv             0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatCvt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMult            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMultAcc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatDiv            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMisc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatSqrt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAddAcc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAlu            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdCvt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMisc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMult            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdMultAcc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShift            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShiftAcc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdDiv            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSqrt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatAlu            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatCvt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatDiv            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMisc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMult            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatSqrt            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceAlu            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdReduceCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAes            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdAesMix            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha1Hash2            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdSha256Hash2            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma2            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdShaSigma3            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::SimdPredAlu            0      0.00%      9.74% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemRead      2877499     56.60%     66.35% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::MemWrite      1710937     33.65%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus17.iq.int_alu_accesses    219177788                       # Number of integer alu accesses
system.switch_cpus17.iq.int_inst_queue_reads    681491207                       # Number of integer instruction queue reads
system.switch_cpus17.iq.int_inst_queue_wakeup_accesses    205881294                       # Number of integer instruction queue wakeup accesses
system.switch_cpus17.iq.int_inst_queue_writes    240603138                       # Number of integer instruction queue writes
system.switch_cpus17.iq.iqInstsAdded        220746915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus17.iq.iqInstsIssued       221801007                       # Number of instructions issued
system.switch_cpus17.iq.iqNonSpecInstsAdded       834458                       # Number of non-speculative instructions added to the IQ
system.switch_cpus17.iq.iqSquashedInstsExamined     27565273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus17.iq.iqSquashedInstsIssued        25115                       # Number of squashed instructions issued
system.switch_cpus17.iq.iqSquashedNonSpecRemoved        64905                       # Number of squashed non-spec instructions that were removed
system.switch_cpus17.iq.iqSquashedOperandsExamined     17573133                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus17.iq.issued_per_cycle::samples    248185124                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::mean     0.893692                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::stdev     1.789757                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::0    174857571     70.45%     70.45% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::1     24153331      9.73%     80.19% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::2     13640443      5.50%     85.68% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::3     10594804      4.27%     89.95% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::4      7610208      3.07%     93.02% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::5      6017022      2.42%     95.44% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::6      4784787      1.93%     97.37% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::7      2867950      1.16%     98.53% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::8      3659008      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus17.iq.issued_per_cycle::total    248185124                       # Number of insts issued each cycle
system.switch_cpus17.iq.rate                 0.893691                       # Inst issue rate
system.switch_cpus17.iq.vec_alu_accesses      7707037                       # Number of vector alu accesses
system.switch_cpus17.iq.vec_inst_queue_reads     15404864                       # Number of vector instruction queue reads
system.switch_cpus17.iq.vec_inst_queue_wakeup_accesses      6444832                       # Number of vector instruction queue wakeup accesses
system.switch_cpus17.iq.vec_inst_queue_writes      8549809                       # Number of vector instruction queue writes
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.memDep0.conflictingLoads      5870434                       # Number of conflicting loads.
system.switch_cpus17.memDep0.conflictingStores      3854080                       # Number of conflicting stores.
system.switch_cpus17.memDep0.insertedLoads     48391670                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus17.memDep0.insertedStores     37011608                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus17.misc_regfile_reads     257190141                       # number of misc regfile reads
system.switch_cpus17.misc_regfile_writes      3093512                       # number of misc regfile writes
system.switch_cpus17.numCycles              248185367                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.quiesceCycles               4384                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus17.rename.BlockCycles      51088577                       # Number of cycles rename is blocking
system.switch_cpus17.rename.CommittedMaps    198796228                       # Number of HB maps that are committed
system.switch_cpus17.rename.IQFullEvents      5839215                       # Number of times rename has blocked due to IQ full
system.switch_cpus17.rename.IdleCycles       17180954                       # Number of cycles rename is idle
system.switch_cpus17.rename.LQFullEvents     65100165                       # Number of times rename has blocked due to LQ full
system.switch_cpus17.rename.ROBFullEvents        38262                       # Number of times rename has blocked due to ROB full
system.switch_cpus17.rename.RenameLookups    358415906                       # Number of register rename lookups that rename has made
system.switch_cpus17.rename.RenamedInsts    223769579                       # Number of instructions processed by rename
system.switch_cpus17.rename.RenamedOperands    228770131                       # Number of destination operands rename has renamed
system.switch_cpus17.rename.RunCycles        30813345                       # Number of cycles rename is running
system.switch_cpus17.rename.SQFullEvents     10746344                       # Number of times rename has blocked due to SQ full
system.switch_cpus17.rename.SquashCycles       453359                       # Number of cycles rename is squashing
system.switch_cpus17.rename.UnblockCycles     81649357                       # Number of cycles rename is unblocking
system.switch_cpus17.rename.UndoneMaps       29973761                       # Number of HB maps that are undone due to squashing
system.switch_cpus17.rename.int_rename_lookups    273104848                       # Number of integer rename lookups
system.switch_cpus17.rename.serializeStallCycles     66999521                       # count of cycles rename stalled for serializing inst
system.switch_cpus17.rename.serializingInsts       879095                       # count of serializing insts renamed
system.switch_cpus17.rename.skidInsts        46687414                       # count of insts added to the skid buffer
system.switch_cpus17.rename.tempSerializingInsts       853918                       # count of temporary serializing insts renamed
system.switch_cpus17.rename.vec_rename_lookups      5026584                       # Number of vector rename lookups
system.switch_cpus17.rob.rob_reads          452121919                       # The number of ROB reads
system.switch_cpus17.rob.rob_writes         447431909                       # The number of ROB writes
system.switch_cpus17.timesIdled                    47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus17.vec_regfile_reads        4296540                       # number of vector regfile reads
system.switch_cpus17.vec_regfile_writes       2148996                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8218987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4301311                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16119137                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4301311                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           51827906                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate         1914                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13002438                       # Transaction distribution
system.membus.trans_dist::CleanEvict         44548420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           984836                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1042220                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1615283                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq        48097                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp        48097                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9158105                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9158105                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            859                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      51828973                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            65                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            6                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1321143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1852957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3174100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      5195620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      5530577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     10726197                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      5218217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      5531834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     10750051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total           92                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      5172750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      5517606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     10690356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      5227117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      5504854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     10731971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      5234522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      5496099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     10730621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      5229603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      5500246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     10729849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      5224092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      5499991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     10724083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      5225786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      5532481                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     10758267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      5186130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      5463620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     10649750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      5226935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      5501361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     10728296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      5244886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      5523621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     10768507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      5242313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      5522265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     10764578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      5210711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      5510999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     10721710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      5216532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      5499973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     10716505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total           86                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      5210247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      5489756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     10700003                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::system.mem_ctrls1.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls0.port      5230655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::system.mem_ctrls1.port      5511857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu17.dcache.mem_side::total     10742512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              174809074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     68853504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     68544128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    137397632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    265276032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    263521536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    528797568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    266231040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    263408896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    529639936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         5888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    263832832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    263329408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    527162240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    271119232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    258871680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    529990912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    271019776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    257861120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    528880896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    271045248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    257813760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    528859008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    263370368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    265157760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    528528128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    263684224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    267138560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    530822784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    261511808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    263715456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    525227264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    270719872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    258113408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    528833280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    272080640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    259145856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    531226496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         2816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         6272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    271786496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    259100672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    530887168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         6144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    262841472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    266146816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    528988288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         6144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    263104128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    265654016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    528758144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         2560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         5504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    262744960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    264647808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    527392768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::system.mem_ctrls1.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls0.port    270968320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::system.mem_ctrls1.port    258809088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu17.dcache.mem_side::total    529777408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8601279872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          8456250                       # Total snoops (count)
system.membus.snoopTraffic                  875643008                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          63074775                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.777788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            4.939285                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25230474     40.00%     40.00% # Request fanout histogram
system.membus.snoop_fanout::1                 8168858     12.95%     52.95% # Request fanout histogram
system.membus.snoop_fanout::2                 4380442      6.94%     59.90% # Request fanout histogram
system.membus.snoop_fanout::3                 3211068      5.09%     64.99% # Request fanout histogram
system.membus.snoop_fanout::4                 2722141      4.32%     69.30% # Request fanout histogram
system.membus.snoop_fanout::5                 2301009      3.65%     72.95% # Request fanout histogram
system.membus.snoop_fanout::6                 1860742      2.95%     75.90% # Request fanout histogram
system.membus.snoop_fanout::7                 1478001      2.34%     78.24% # Request fanout histogram
system.membus.snoop_fanout::8                 1226072      1.94%     80.19% # Request fanout histogram
system.membus.snoop_fanout::9                 1178403      1.87%     82.06% # Request fanout histogram
system.membus.snoop_fanout::10                1270857      2.01%     84.07% # Request fanout histogram
system.membus.snoop_fanout::11                1512598      2.40%     86.47% # Request fanout histogram
system.membus.snoop_fanout::12                1849529      2.93%     89.40% # Request fanout histogram
system.membus.snoop_fanout::13                2196077      3.48%     92.88% # Request fanout histogram
system.membus.snoop_fanout::14                2234163      3.54%     96.43% # Request fanout histogram
system.membus.snoop_fanout::15                1612266      2.56%     98.98% # Request fanout histogram
system.membus.snoop_fanout::16                 241729      0.38%     99.37% # Request fanout histogram
system.membus.snoop_fanout::17                   8086      0.01%     99.38% # Request fanout histogram
system.membus.snoop_fanout::18                  47786      0.08%     99.45% # Request fanout histogram
system.membus.snoop_fanout::19                 103049      0.16%     99.62% # Request fanout histogram
system.membus.snoop_fanout::20                 113550      0.18%     99.80% # Request fanout histogram
system.membus.snoop_fanout::21                  77483      0.12%     99.92% # Request fanout histogram
system.membus.snoop_fanout::22                  35372      0.06%     99.98% # Request fanout histogram
system.membus.snoop_fanout::23                  11574      0.02%     99.99% # Request fanout histogram
system.membus.snoop_fanout::24                   2821      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                    529      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                     84      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                     12      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              27                       # Request fanout histogram
system.membus.snoop_fanout::total            63074775                       # Request fanout histogram
system.membus.respLayer19.occupancy       35371345531                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer18.occupancy            587922                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            510850                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       35262739973                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy            439909                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       35344710287                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer14.occupancy            529196                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       35105194800                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             7.9                       # Layer utilization (%)
system.membus.respLayer34.occupancy            522208                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       35477494703                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer30.occupancy            474906                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       35326524501                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer54.occupancy            454342                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            454290                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       35351395852                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer38.occupancy            567440                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       35391091076                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        130908212678                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        138671663528                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              31.3                       # Layer utilization (%)
system.membus.respLayer51.occupancy       35345453468                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer59.occupancy       35280778952                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer26.occupancy            514063                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       35316244787                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer22.occupancy            549508                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       35388948572                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer42.occupancy            585032                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            405552                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       35513350002                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy        35396134757                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy             519290                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12321143106                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy        35366140619                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             570147                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            463139                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       35488631044                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.0                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions               138                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           68                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   186099.779412                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  238026.620844                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           68    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         4588                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       767623                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            68                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  958140903831                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     12654785                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    351043423                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     27646452                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      378689875                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    351043423                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     27646452                       # number of overall hits
system.cpu14.icache.overall_hits::total     378689875                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          187                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           55                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          242                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          187                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           55                       # number of overall misses
system.cpu14.icache.overall_misses::total          242                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst      8549582                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      8549582                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst      8549582                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      8549582                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    351043610                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     27646507                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    378690117                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    351043610                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     27646507                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    378690117                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 155446.945455                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 35328.851240                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 155446.945455                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 35328.851240                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            7                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           48                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           48                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      7811448                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      7811448                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      7811448                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      7811448                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 162738.500000                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 162738.500000                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 162738.500000                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 162738.500000                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    351043423                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     27646452                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     378689875                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          187                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           55                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst      8549582                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      8549582                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    351043610                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     27646507                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    378690117                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 155446.945455                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 35328.851240                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           48                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      7811448                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      7811448                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 162738.500000                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 162738.500000                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         166.570947                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         378690110                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             235                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1611447.276596                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206952676774                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   151.440603                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    15.130344                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.242693                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.024247                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.266941                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.376603                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     14768914798                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    14768914798                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    143258695                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     65039858                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      208298553                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    143258695                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     65039858                       # number of overall hits
system.cpu14.dcache.overall_hits::total     208298553                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      6620302                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      7694205                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     14314507                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      6620302                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      7694205                       # number of overall misses
system.cpu14.dcache.overall_misses::total     14314507                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 777767770012                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 777767770012                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 777767770012                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 777767770012                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    149878997                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     72734063                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    222613060                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    149878997                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     72734063                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    222613060                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.044171                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.105785                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.064302                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.044171                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.105785                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.064302                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 101084.877517                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 54334.233796                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 101084.877517                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 54334.233796                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       872682                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets         6817                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs           62873                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           346                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    13.880076                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    19.702312                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      2349020                       # number of writebacks
system.cpu14.dcache.writebacks::total         2349020                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data      3956847                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total      3956847                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data      3956847                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total      3956847                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      3737358                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      3737358                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      3737358                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      3737358                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 391646080086                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 391646080086                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 391646080086                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 391646080086                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.051384                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.016789                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.051384                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.016789                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 104792.230256                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 104792.230256                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 104792.230256                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 104792.230256                       # average overall mshr miss latency
system.cpu14.dcache.replacements              9947437                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     76906421                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     35688326                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     112594747                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      5855249                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      5861262                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     11716511                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 642242282250                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 642242282250                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     82761670                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     41549588                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    124311258                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.070748                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.141067                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.094251                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 109574.061397                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 54815.147807                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      2695191                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      2695191                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      3166071                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      3166071                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 349948837812                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 349948837812                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.076200                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.025469                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 110530.950763                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 110530.950763                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66352274                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     29351532                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     95703806                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data       765053                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      1832943                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2597996                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 135525487762                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 135525487762                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67117327                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     31184475                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     98301802                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.011399                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.058777                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.026429                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 73938.735554                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 52165.395082                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      1261656                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      1261656                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       571287                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       571287                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  41697242274                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  41697242274                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.018320                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.005812                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 72988.256820                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 72988.256820                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data      3155483                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       745982                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total      3901465                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data        13675                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        95535                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       109210                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   4817829630                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   4817829630                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data      3169158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       841517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total      4010675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.004315                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.113527                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.027230                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 50429.995604                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 44115.279095                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        63252                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        63252                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        32283                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        32283                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    950478012                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    950478012                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.038363                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.008049                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 29442.059660                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29442.059660                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data      3104608                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       716263                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total      3820871                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        57745                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        50784                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       108529                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    859085646                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    859085646                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data      3162353                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       767047                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total      3929400                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.018260                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.066207                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.027620                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 16916.462784                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7915.724332                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        38899                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        38899                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    683679595                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    683679595                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.050713                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.009899                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17575.762745                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17575.762745                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data     51529672                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total     51529672                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data     45740988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total     45740988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          48.506090                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         226558448                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        10320958                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           21.951300                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206952689276                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    29.554641                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    18.951450                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.461791                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.296116                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.757908                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       240874093                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      240874093                       # Number of data accesses
system.cpu15.numPwrStateTransitions               176                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   168525.919540                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  234447.936714                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         3905                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       863485                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            87                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  958138896861                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED     14661755                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    350979239                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     27599236                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      378578475                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    350979239                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     27599236                       # number of overall hits
system.cpu15.icache.overall_hits::total     378578475                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          187                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           53                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          240                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          187                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           53                       # number of overall misses
system.cpu15.icache.overall_misses::total          240                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      7751240                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      7751240                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      7751240                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      7751240                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    350979426                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     27599289                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    378578715                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    350979426                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     27599289                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    378578715                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 146249.811321                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 32296.833333                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 146249.811321                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 32296.833333                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            5                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           48                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           48                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      7121948                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      7121948                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      7121948                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      7121948                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 148373.916667                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 148373.916667                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 148373.916667                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 148373.916667                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    350979239                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     27599236                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     378578475                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          187                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           53                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      7751240                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      7751240                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    350979426                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     27599289                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    378578715                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 146249.811321                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 32296.833333                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           48                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      7121948                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      7121948                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 148373.916667                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 148373.916667                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         166.512399                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         378578710                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             235                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1610973.234043                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206954637802                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   151.357096                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    15.155303                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.242559                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.024287                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.266847                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.376603                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     14764570120                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    14764570120                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    143362435                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     64874113                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      208236548                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    143362435                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     64874113                       # number of overall hits
system.cpu15.dcache.overall_hits::total     208236548                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      6598272                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      7702124                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     14300396                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      6598272                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      7702124                       # number of overall misses
system.cpu15.dcache.overall_misses::total     14300396                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 780546719801                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 780546719801                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 780546719801                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 780546719801                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    149960707                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     72576237                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    222536944                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    149960707                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     72576237                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    222536944                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.044000                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.106125                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.064261                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.044000                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.106125                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.064261                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 101341.749341                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 54582.175193                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 101341.749341                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 54582.175193                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       920424                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets         8685                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs           64782                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           425                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    14.208021                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    20.435294                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      2331071                       # number of writebacks
system.cpu15.dcache.writebacks::total         2331071                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data      3966624                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total      3966624                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data      3966624                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total      3966624                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      3735500                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      3735500                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      3735500                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      3735500                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 392112458861                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 392112458861                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 392112458861                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 392112458861                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.051470                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016786                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.051470                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016786                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 104969.203282                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 104969.203282                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 104969.203282                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 104969.203282                       # average overall mshr miss latency
system.cpu15.dcache.replacements              9928509                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     76974849                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     35569140                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     112543989                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      5837633                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      5866564                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     11704197                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 644731216188                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 644731216188                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     82812482                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     41435704                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    124248186                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.070492                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.141582                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.094200                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 109899.289633                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 55085.472005                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      2701982                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      2701982                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      3164582                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      3164582                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 350639694838                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 350639694838                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.076373                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.025470                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 110801.266909                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 110801.266909                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66387586                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     29304973                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     95692559                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data       760639                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      1835560                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      2596199                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 135815503613                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 135815503613                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67148225                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     31140533                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     98288758                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.011328                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.058944                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.026414                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 73991.317970                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 52313.210048                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      1264642                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      1264642                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       570918                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       570918                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  41472764023                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  41472764023                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.018334                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.005809                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 72642.242884                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 72642.242884                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data      3142435                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       748667                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total      3891102                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data        13210                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        95358                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       108568                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   4968401898                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   4968401898                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data      3155645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       844025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total      3999670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.004186                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.112980                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.027144                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 52102.622727                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 45763.041578                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        63061                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        63061                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        32297                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        32297                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data   1002542686                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total   1002542686                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.038265                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.008075                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 31041.356349                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31041.356349                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data      3093150                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       718942                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total      3812092                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        56017                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        50883                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       106900                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    858033692                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    858033692                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data      3149167                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       769825                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total      3918992                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.017788                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.066097                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.027277                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 16862.875459                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8026.507877                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        38869                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        38869                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    682959829                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    682959829                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.050491                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.009918                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17570.810389                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17570.810389                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data     52076188                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total     52076188                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data     46232614                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total     46232614                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          48.175827                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         226451059                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        10297845                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           21.990141                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206954650304                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    29.232930                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    18.942897                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.456765                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.295983                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.752747                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       240753451                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      240753451                       # Number of data accesses
system.cpu16.numPwrStateTransitions               180                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   159314.786517                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  205722.915388                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           89    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         3949                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       753712                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            89                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  958139379600                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED     14179016                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    351042895                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     27516056                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      378558951                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    351042895                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     27516056                       # number of overall hits
system.cpu16.icache.overall_hits::total     378558951                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          189                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           46                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          235                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          189                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           46                       # number of overall misses
system.cpu16.icache.overall_misses::total          235                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst      6336728                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      6336728                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst      6336728                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      6336728                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    351043084                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     27516102                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    378559186                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    351043084                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     27516102                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    378559186                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 137754.956522                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 26964.800000                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 137754.956522                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 26964.800000                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            3                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            3                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           43                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           43                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      5831672                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      5831672                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      5831672                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      5831672                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst 135620.279070                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 135620.279070                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst 135620.279070                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 135620.279070                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    351042895                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     27516056                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     378558951                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          189                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           46                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          235                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst      6336728                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      6336728                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    351043084                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     27516102                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    378559186                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 137754.956522                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 26964.800000                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            3                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           43                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      5831672                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      5831672                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst 135620.279070                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 135620.279070                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         166.363686                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         378559183                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             232                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1631720.616379                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206956598830                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   152.799660                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    13.564026                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.244871                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.021737                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.266608                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          232                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          232                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.371795                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     14763808486                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    14763808486                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    143210201                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     64817390                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      208027591                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    143210201                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     64817390                       # number of overall hits
system.cpu16.dcache.overall_hits::total     208027591                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      6599512                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      7680266                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     14279778                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      6599512                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      7680266                       # number of overall misses
system.cpu16.dcache.overall_misses::total     14279778                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 787414151222                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 787414151222                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 787414151222                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 787414151222                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    149809713                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     72497656                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    222307369                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    149809713                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     72497656                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    222307369                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.044053                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.105938                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.064234                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.044053                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.105938                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.064234                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 102524.333301                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 55141.904252                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 102524.333301                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 55141.904252                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs       857866                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets        11954                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs           61380                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           490                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    13.976312                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    24.395918                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      2332869                       # number of writebacks
system.cpu16.dcache.writebacks::total         2332869                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data      3950802                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total      3950802                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data      3950802                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total      3950802                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      3729464                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      3729464                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      3729464                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      3729464                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 392925325164                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 392925325164                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 392925325164                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 392925325164                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.051443                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.016776                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.051443                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.016776                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 105357.050011                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 105357.050011                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 105357.050011                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 105357.050011                       # average overall mshr miss latency
system.cpu16.dcache.replacements              9921724                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     76858089                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     35591523                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     112449612                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      5840361                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      5848950                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     11689311                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 646697465920                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 646697465920                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     82698450                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     41440473                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    124138923                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.070622                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.141141                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.094163                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 110566.420626                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 55323.830970                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      2689902                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      2689902                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      3159048                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      3159048                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 350480683491                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 350480683491                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.076231                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.025448                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 110945.032646                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 110945.032646                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66352112                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     29225867                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     95577979                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data       759151                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      1831316                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      2590467                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 140716685302                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 140716685302                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67111263                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     31057183                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     98168446                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.011312                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.058966                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.026388                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 76839.106578                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 54320.971972                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      1260900                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      1260900                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       570416                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       570416                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  42444641673                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  42444641673                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.018367                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.005811                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 74409.977408                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 74409.977408                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data      3162375                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       732633                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total      3895008                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data        13040                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        95344                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total       108384                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   4870013394                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   4870013394                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data      3175415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       827977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total      4003392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.004107                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.115153                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.027073                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 51078.341521                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 44932.954993                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        62915                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        62915                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        32429                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        32429                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    941307388                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    941307388                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.039167                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.008100                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 29026.716457                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29026.716457                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data      3112095                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       703188                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total      3815283                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        56963                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        50255                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total       107218                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    853561548                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    853561548                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data      3169058                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       753443                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total      3922501                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.017975                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.066700                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.027334                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 16984.609452                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  7960.991140                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        38735                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        38735                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    679081868                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    679081868                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.051411                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.009875                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17531.479747                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17531.479747                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data     51895802                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total     51895802                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data     46078656                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total     46078656                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          48.210775                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         226245041                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        10292679                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           21.981162                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206956611332                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    29.208567                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    19.002208                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.456384                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.296909                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.753293                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       240525941                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      240525941                       # Number of data accesses
system.cpu17.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   141570.153846                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  187684.906131                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         3794                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value       720216                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON  958142516144                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED     11042472                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst    350940749                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst     27615921                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total      378556670                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst    350940749                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst     27615921                       # number of overall hits
system.cpu17.icache.overall_hits::total     378556670                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          187                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::.switch_cpus17.inst           59                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          187                       # number of overall misses
system.cpu17.icache.overall_misses::.switch_cpus17.inst           59                       # number of overall misses
system.cpu17.icache.overall_misses::total          246                       # number of overall misses
system.cpu17.icache.demand_miss_latency::.switch_cpus17.inst      8651384                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      8651384                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::.switch_cpus17.inst      8651384                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      8651384                       # number of overall miss cycles
system.cpu17.icache.demand_accesses::.cpu17.inst    350940936                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst     27615980                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total    378556916                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst    350940936                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst     27615980                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total    378556916                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000001                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::.switch_cpus17.inst     0.000002                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000001                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::.switch_cpus17.inst     0.000002                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu17.icache.demand_avg_miss_latency::.switch_cpus17.inst 146633.627119                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 35168.227642                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::.switch_cpus17.inst 146633.627119                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 35168.227642                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.demand_mshr_hits::.switch_cpus17.inst            5                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::.switch_cpus17.inst            5                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu17.icache.demand_mshr_misses::.switch_cpus17.inst           54                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::.switch_cpus17.inst           54                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu17.icache.demand_mshr_miss_latency::.switch_cpus17.inst      7770330                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      7770330                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::.switch_cpus17.inst      7770330                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      7770330                       # number of overall MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_rate::.switch_cpus17.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::.switch_cpus17.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu17.icache.demand_avg_mshr_miss_latency::.switch_cpus17.inst       143895                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total       143895                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::.switch_cpus17.inst       143895                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total       143895                       # average overall mshr miss latency
system.cpu17.icache.replacements                    0                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst    350940749                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst     27615921                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total     378556670                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          187                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::.switch_cpus17.inst           59                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu17.icache.ReadReq_miss_latency::.switch_cpus17.inst      8651384                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      8651384                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_accesses::.cpu17.inst    350940936                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst     27615980                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total    378556916                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::.switch_cpus17.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_miss_latency::.switch_cpus17.inst 146633.627119                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 35168.227642                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_mshr_hits::.switch_cpus17.inst            5                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::.switch_cpus17.inst           54                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::.switch_cpus17.inst      7770330                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      7770330                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::.switch_cpus17.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.inst       143895                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total       143895                       # average ReadReq mshr miss latency
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         167.045441                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs         378556911                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        1570775.564315                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    206958561644                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   151.398865                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_blocks::.switch_cpus17.inst    15.646576                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.242626                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::.switch_cpus17.inst     0.025075                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.267701                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses     14763719965                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses    14763719965                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    143448200                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data     65156036                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      208604236                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    143448200                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data     65156036                       # number of overall hits
system.cpu17.dcache.overall_hits::total     208604236                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6587993                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      7701580                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total     14289573                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6587993                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      7701580                       # number of overall misses
system.cpu17.dcache.overall_misses::total     14289573                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data 782225534689                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total 782225534689                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data 782225534689                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total 782225534689                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    150036193                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data     72857616                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    222893809                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    150036193                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data     72857616                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    222893809                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.043909                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.105707                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.064109                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.043909                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.105707                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.064109                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 101566.890779                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 54741.001336                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 101566.890779                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 54741.001336                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs       863239                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets        11760                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs           61338                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets           497                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    14.073478                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets    23.661972                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      2322571                       # number of writebacks
system.cpu17.dcache.writebacks::total         2322571                       # number of writebacks
system.cpu17.dcache.demand_mshr_hits::.switch_cpus17.data      3959457                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total      3959457                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::.switch_cpus17.data      3959457                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total      3959457                       # number of overall MSHR hits
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      3742123                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      3742123                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      3742123                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      3742123                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data 392112493309                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total 392112493309                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data 392112493309                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total 392112493309                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.051362                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.016789                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.051362                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.016789                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 104783.432642                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 104783.432642                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 104783.432642                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 104783.432642                       # average overall mshr miss latency
system.cpu17.dcache.replacements              9932387                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data     77036672                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data     35801107                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     112837779                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      5828246                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      5860490                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total     11688736                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data 644250312138                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total 644250312138                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data     82864918                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data     41661597                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    124526515                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.070334                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.140669                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.093865                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 109931.134110                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 55117.192495                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_hits::.switch_cpus17.data      2690957                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total      2690957                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      3169533                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      3169533                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data 350465186294                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total 350465186294                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.076078                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.025453                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 110573.130582                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 110573.130582                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data     66411528                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     29354929                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total     95766457                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       759747                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data      1841090                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total      2600837                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data 137975222551                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total 137975222551                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data     67171275                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     31196019                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total     98367294                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.011311                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.059017                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.026440                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 74942.138924                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 53050.315168                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_hits::.switch_cpus17.data      1268500                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total      1268500                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data       572590                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total       572590                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data  41647307015                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total  41647307015                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.018355                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.005821                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 72734.953483                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 72734.953483                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data      3134590                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data       727635                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total      3862225                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data        12955                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data        93329                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total       106284                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data   4794715414                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total   4794715414                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data      3147545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data       820964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total      3968509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.004116                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.113682                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.026782                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 51374.336101                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 45112.297373                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_hits::.switch_cpus17.data        61764                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_hits::total        61764                       # number of LoadLockedReq MSHR hits
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data        31565                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total        31565                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data    941548600                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total    941548600                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.038449                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.007954                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 29828.880089                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29828.880089                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data      3085864                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data       698625                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total      3784489                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data        55135                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::.switch_cpus17.data        49222                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total       104357                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_miss_latency::.switch_cpus17.data    832395662                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total    832395662                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data      3140999                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data       747847                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total      3888846                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.017553                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::.switch_cpus17.data     0.065818                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.026835                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_miss_latency::.switch_cpus17.data 16911.049165                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  7976.423834                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_mshr_misses::.switch_cpus17.data        37651                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total        37651                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus17.data    662723016                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total    662723016                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus17.data     0.050346                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total     0.009682                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus17.data 17601.737431                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total 17601.737431                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_miss_latency::.switch_cpus17.data     49318604                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total     49318604                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus17.data     43769200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total     43769200                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse          48.412602                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         226754586                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs        10295300                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           22.025059                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    206958574146                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data    29.416082                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data    18.996520                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.459626                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.296821                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.756447                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses       241046464                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses      241046464                       # Number of data accesses
system.cpu10.numPwrStateTransitions               162                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   183716.850000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  230119.371766                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         4109                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       802843                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            80                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  958138861268                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     14697348                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    350954332                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     27441665                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      378395997                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    350954332                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     27441665                       # number of overall hits
system.cpu10.icache.overall_hits::total     378395997                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          214                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           60                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          274                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          214                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           60                       # number of overall misses
system.cpu10.icache.overall_misses::total          274                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      8431706                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8431706                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      8431706                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8431706                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    350954546                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     27441725                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    378396271                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    350954546                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     27441725                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    378396271                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 140528.433333                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 30772.649635                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 140528.433333                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 30772.649635                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            5                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            5                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           55                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      7586944                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7586944                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      7586944                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7586944                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 137944.436364                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 137944.436364                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 137944.436364                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 137944.436364                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    350954332                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     27441665                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     378395997                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          214                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           60                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          274                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      8431706                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8431706                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    350954546                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     27441725                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    378396271                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 140528.433333                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 30772.649635                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            5                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           55                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      7586944                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7586944                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 137944.436364                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 137944.436364                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         191.446609                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         378396266                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             269                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1406677.568773                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206944673708                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   174.088523                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    17.358086                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.278988                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.027817                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.306805                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.431090                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     14757454838                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    14757454838                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    143427251                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     64594552                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      208021803                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    143427251                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     64594552                       # number of overall hits
system.cpu10.dcache.overall_hits::total     208021803                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      6600255                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      7643917                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     14244172                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      6600255                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      7643917                       # number of overall misses
system.cpu10.dcache.overall_misses::total     14244172                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 783869524357                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 783869524357                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 783869524357                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 783869524357                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    150027506                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     72238469                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    222265975                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    150027506                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     72238469                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    222265975                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.043994                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.105815                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.064086                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.043994                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.105815                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.064086                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 102548.147024                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 55030.894345                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 102548.147024                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 55030.894345                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       841354                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets         8832                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs           61286                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           409                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    13.728323                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    21.594132                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      2323396                       # number of writebacks
system.cpu10.dcache.writebacks::total         2323396                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data      3932094                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total      3932094                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data      3932094                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total      3932094                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      3711823                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      3711823                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      3711823                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      3711823                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 392955194248                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 392955194248                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 392955194248                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 392955194248                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.051383                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.016700                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.051383                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.016700                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 105865.822333                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 105865.822333                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 105865.822333                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 105865.822333                       # average overall mshr miss latency
system.cpu10.dcache.replacements              9911839                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     77028015                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     35428335                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     112456350                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      5838494                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      5825005                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     11663499                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 644723069298                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 644723069298                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     82866509                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     41253340                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    124119849                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.070457                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.141201                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.093970                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 110681.976977                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 55276.985860                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      2679153                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      2679153                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      3145852                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      3145852                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 350042760076                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 350042760076                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.076257                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.025345                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 111271.210494                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 111271.210494                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66399236                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     29166217                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     95565453                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data       761761                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      1818912                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      2580673                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 139146455059                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 139146455059                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67160997                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     30985129                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     98146126                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.011342                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.058703                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.026294                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 76499.827952                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 53918.669688                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      1252941                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      1252941                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       565971                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       565971                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  42912434172                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  42912434172                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.018266                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.005767                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 75820.906322                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 75820.906322                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data      3134885                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       740884                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total      3875769                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data        13076                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        93852                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       106928                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   5093753950                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   5093753950                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data      3147961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       834736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total      3982697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.004154                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.112433                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.026848                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 54274.325001                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 47637.232063                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        62136                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        62136                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        31716                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        31716                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    916425646                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    916425646                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.037995                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.007963                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 28894.742275                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28894.742275                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data      3086111                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       711598                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total      3797709                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        55330                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        50026                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       105356                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    844635120                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    844635120                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data      3141441                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       761624                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total      3903065                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.017613                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.065683                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.026993                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 16883.922760                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  8016.962679                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        38294                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        38294                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    672332550                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    672332550                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.050279                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.009811                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17557.125137                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17557.125137                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data     52072616                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total     52072616                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data     46220452                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total     46220452                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          48.726817                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         226182651                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        10276715                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           22.009237                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206944686210                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    29.770127                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    18.956690                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.465158                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.296198                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.761357                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       240428452                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      240428452                       # Number of data accesses
system.cpu11.numPwrStateTransitions               158                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   167714.282051                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  201616.723241                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         4065                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       730238                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            78                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  958140476902                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     13081714                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    351067464                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     27628062                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      378695526                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    351067464                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     27628062                       # number of overall hits
system.cpu11.icache.overall_hits::total     378695526                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          187                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           67                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          187                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           67                       # number of overall misses
system.cpu11.icache.overall_misses::total          254                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst     10594552                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     10594552                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst     10594552                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     10594552                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    351067651                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     27628129                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    378695780                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    351067651                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     27628129                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    378695780                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 158127.641791                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 41710.834646                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 158127.641791                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 41710.834646                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            7                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            7                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           60                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           60                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      9525764                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      9525764                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      9525764                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      9525764                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 158762.733333                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 158762.733333                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 158762.733333                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 158762.733333                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    351067464                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     27628062                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     378695526                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          187                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           67                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst     10594552                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     10594552                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    351067651                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     27628129                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    378695780                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 158127.641791                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 41710.834646                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            7                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           60                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      9525764                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      9525764                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 158762.733333                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 158762.733333                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         169.554538                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         378695773                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             247                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1533181.267206                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206946832982                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   151.400038                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    18.154500                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.242628                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.029094                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.271722                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.395833                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     14769135667                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    14769135667                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    143185533                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     65133291                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      208318824                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    143185533                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     65133291                       # number of overall hits
system.cpu11.dcache.overall_hits::total     208318824                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      6584463                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      7685382                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     14269845                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      6584463                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      7685382                       # number of overall misses
system.cpu11.dcache.overall_misses::total     14269845                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 778382635745                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 778382635745                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 778382635745                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 778382635745                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    149769996                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     72818673                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    222588669                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    149769996                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     72818673                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    222588669                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.043964                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.105541                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.064109                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.043964                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.105541                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.064109                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 101280.929919                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 54547.378458                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 101280.929919                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 54547.378458                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       857450                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets        11477                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs           61364                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           457                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    13.973176                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    25.113786                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      2330816                       # number of writebacks
system.cpu11.dcache.writebacks::total         2330816                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data      3947303                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total      3947303                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data      3947303                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total      3947303                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      3738079                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      3738079                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      3738079                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      3738079                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 391497276000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 391497276000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 391497276000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 391497276000                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.051334                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016794                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.051334                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.016794                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 104732.210314                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 104732.210314                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 104732.210314                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 104732.210314                       # average overall mshr miss latency
system.cpu11.dcache.replacements              9915781                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     76841189                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     35761742                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     112602931                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      5828142                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      5857428                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     11685570                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 642797637556                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 642797637556                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     82669331                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     41619170                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    124288501                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.070499                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.140739                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.094020                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 109740.595626                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 55007.811990                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      2688569                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      2688569                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      3168859                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      3168859                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 350231320985                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 350231320985                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.076139                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.025496                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 110522.847809                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 110522.847809                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66344344                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     29371549                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     95715893                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data       756321                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      1827954                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      2584275                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 135584998189                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 135584998189                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67100665                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     31199503                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     98300168                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.011271                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.058589                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.026290                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 74173.090892                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 52465.390947                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      1258734                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      1258734                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       569220                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       569220                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  41265955015                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  41265955015                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.018245                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.005791                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 72495.616835                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 72495.616835                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data      3167999                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       734693                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total      3902692                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data        13286                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        93828                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       107114                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   4825614046                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   4825614046                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data      3181285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       828521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total      4009806                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.004176                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.113248                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.026713                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 51430.426376                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 45051.198219                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        62339                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        62339                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        31489                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        31489                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    941940792                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    941940792                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.038006                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.007853                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 29913.328210                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29913.328210                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data      3117516                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       705234                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total      3822750                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        57262                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        49700                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       106962                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    840075462                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    840075462                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data      3174778                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       754934                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total      3929712                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.018037                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.065834                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.027219                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 16902.926801                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  7853.961800                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        38022                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        38022                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    668951159                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    668951159                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.050365                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.009676                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17593.791989                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17593.791989                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data     51281418                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total     51281418                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data     45516308                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total     45516308                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          48.174941                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         226543153                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        10286058                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           22.024293                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206946845484                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    29.198131                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    18.976810                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.456221                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.296513                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.752733                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       240814245                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      240814245                       # Number of data accesses
system.cpu12.numPwrStateTransitions               132                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   185329.430769                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  222906.620750                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         7213                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       851600                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            65                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  958141512203                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     12046413                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    350971219                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     27666584                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      378637803                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    350971219                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     27666584                       # number of overall hits
system.cpu12.icache.overall_hits::total     378637803                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          187                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           67                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          187                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           67                       # number of overall misses
system.cpu12.icache.overall_misses::total          254                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     11891188                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     11891188                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     11891188                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     11891188                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    350971406                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     27666651                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    378638057                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    350971406                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     27666651                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    378638057                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 177480.417910                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 46815.700787                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 177480.417910                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 46815.700787                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            5                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           62                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           62                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst     10721442                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     10721442                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst     10721442                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     10721442                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 172926.483871                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 172926.483871                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 172926.483871                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 172926.483871                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    350971219                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     27666584                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     378637803                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          187                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           67                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     11891188                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     11891188                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    350971406                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     27666651                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    378638057                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 177480.417910                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 46815.700787                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           62                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst     10721442                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     10721442                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 172926.483871                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 172926.483871                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         170.702423                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         378638052                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             249                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1520634.746988                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206948754718                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   151.124882                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    19.577541                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.242187                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.031374                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.273562                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.399038                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     14766884472                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    14766884472                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    143333127                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     65085612                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      208418739                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    143333127                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     65085612                       # number of overall hits
system.cpu12.dcache.overall_hits::total     208418739                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      6600894                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      7745027                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     14345921                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      6600894                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      7745027                       # number of overall misses
system.cpu12.dcache.overall_misses::total     14345921                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 780976203661                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 780976203661                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 780976203661                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 780976203661                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    149934021                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     72830639                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    222764660                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    149934021                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     72830639                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    222764660                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.044025                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.106343                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.064399                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.044025                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.106343                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.064399                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 100835.827126                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 54438.903132                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 100835.827126                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 54438.903132                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       884889                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        13603                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           63072                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           533                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    14.029823                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    25.521576                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      2333532                       # number of writebacks
system.cpu12.dcache.writebacks::total         2333532                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data      3990635                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total      3990635                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data      3990635                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total      3990635                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      3754392                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      3754392                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      3754392                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      3754392                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 391785405751                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 391785405751                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 391785405751                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 391785405751                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.051550                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.016854                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.051550                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.016854                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 104353.888926                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 104353.888926                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 104353.888926                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 104353.888926                       # average overall mshr miss latency
system.cpu12.dcache.replacements              9951394                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     76954136                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     35769892                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     112724028                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      5842141                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      5881468                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     11723609                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 643491083906                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 643491083906                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     82796277                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     41651360                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    124447637                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.070560                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.141207                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.094205                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 109409.943896                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 54888.480493                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      2705061                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      2705061                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      3176407                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      3176407                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 350304738491                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 350304738491                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.076262                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025524                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 110283.329086                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 110283.329086                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66378991                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     29315720                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     95694711                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data       758753                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      1863559                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      2622312                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 137485119755                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 137485119755                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67137744                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     31179279                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     98317023                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.011301                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.059769                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.026672                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 73775.565869                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 52428.970982                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      1285574                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      1285574                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       577985                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       577985                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  41480667260                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  41480667260                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.018537                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.005879                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 71767.722796                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 71767.722796                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data      3142547                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       733962                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total      3876509                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data        12694                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        97251                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       109945                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   4926931006                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   4926931006                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data      3155241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       831213                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total      3986454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.004023                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.116999                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.027580                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 50662.008679                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 44812.688217                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        63831                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        63831                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        33420                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        33420                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data   1008159570                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total   1008159570                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.040206                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.008383                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 30166.354578                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30166.354578                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data      3094347                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       703860                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total      3798207                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        54582                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        51694                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       106276                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    878995974                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    878995974                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data      3148929                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       755554                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total      3904483                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.017334                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.068419                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.027219                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 17003.829729                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  8270.879352                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        39915                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        39915                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    699881596                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    699881596                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.052829                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.010223                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17534.300288                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17534.300288                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data     56437600                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total     56437600                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data     50088592                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total     50088592                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          48.741009                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         226627399                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        10320685                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           21.958562                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206948767220                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    29.762520                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    18.978489                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.465039                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.296539                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.761578                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       240976282                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      240976282                       # Number of data accesses
system.cpu13.numPwrStateTransitions               148                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           73                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   166145.643836                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  225560.309937                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           73    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         4123                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       852766                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            73                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  958141429984                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     12128632                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 443266895722                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    350991399                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     27621859                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      378613258                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    350991399                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     27621859                       # number of overall hits
system.cpu13.icache.overall_hits::total     378613258                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          187                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           52                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          239                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          187                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           52                       # number of overall misses
system.cpu13.icache.overall_misses::total          239                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst      8295970                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8295970                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst      8295970                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8295970                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    350991586                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     27621911                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    378613497                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    350991586                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     27621911                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    378613497                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 159537.884615                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 34711.171548                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 159537.884615                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 34711.171548                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    23.500000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            3                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           49                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           49                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      7355546                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      7355546                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      7355546                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      7355546                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 150113.183673                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 150113.183673                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 150113.183673                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 150113.183673                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    350991399                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     27621859                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     378613258                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          187                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           52                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          239                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst      8295970                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8295970                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    350991586                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     27621911                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    378613497                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 159537.884615                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 34711.171548                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           49                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      7355546                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      7355546                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 150113.183673                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 150113.183673                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         166.039762                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         378613494                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             236                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1604294.466102                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206950715746                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   150.859561                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    15.180201                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.241762                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.024327                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.266089                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.378205                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     14765926619                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    14765926619                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    143331702                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     65059282                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      208390984                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    143331702                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     65059282                       # number of overall hits
system.cpu13.dcache.overall_hits::total     208390984                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      6588478                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      7740027                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     14328505                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      6588478                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      7740027                       # number of overall misses
system.cpu13.dcache.overall_misses::total     14328505                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 780217054487                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 780217054487                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 780217054487                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 780217054487                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    149920180                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     72799309                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    222719489                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    149920180                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     72799309                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    222719489                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.043947                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.106320                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.064334                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.043947                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.106320                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.064334                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 100802.885376                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 54452.090744                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 100802.885376                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 54452.090744                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       855690                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets        10167                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs           61804                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           461                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    13.845220                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    22.054230                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      2328367                       # number of writebacks
system.cpu13.dcache.writebacks::total         2328367                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data      3987828                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total      3987828                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data      3987828                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total      3987828                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      3752199                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      3752199                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      3752199                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      3752199                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 391791778281                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 391791778281                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 391791778281                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 391791778281                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.051542                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.016847                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.051542                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.016847                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 104416.577660                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 104416.577660                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 104416.577660                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 104416.577660                       # average overall mshr miss latency
system.cpu13.dcache.replacements              9935155                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     76945432                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     35746472                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     112691904                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      5830443                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      5881453                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     11711896                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 643371483432                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 643371483432                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     82775875                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     41627925                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    124403800                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.070437                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.141286                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.094144                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 109389.887742                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 54933.162268                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      2706325                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      2706325                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      3175128                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      3175128                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 350207403821                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 350207403821                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.076274                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.025523                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 110297.097887                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 110297.097887                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66386270                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     29312810                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     95699080                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data       758035                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      1858574                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      2616609                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 136845571055                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 136845571055                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67144305                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     31171384                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     98315689                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.011290                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.059624                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.026614                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 73629.336822                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 52298.823040                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      1281503                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      1281503                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       577071                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       577071                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  41584374460                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  41584374460                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.018513                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.005870                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 72061.105930                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 72061.105930                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data      3148460                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       730602                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total      3879062                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data        13405                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        95970                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       109375                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   4813698470                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   4813698470                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data      3161865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       826572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total      3988437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.004240                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.116106                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.027423                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 50158.366885                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 44010.957440                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        62976                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        62976                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        32994                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        32994                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    972889868                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    972889868                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.039917                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.008272                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 29486.872401                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29486.872401                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data      3099214                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       700205                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total      3799419                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        56012                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        50980                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       106992                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    867519138                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    867519138                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data      3155226                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       751185                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total      3906411                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.017752                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.067866                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.027389                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 17016.852452                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  8108.261721                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        39334                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        39334                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    690499319                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    690499319                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.052363                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.010069                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17554.769894                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17554.769894                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data     54430136                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total     54430136                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data     48318934                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total     48318934                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          48.563543                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         226589658                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        10305784                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           21.986649                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206950728248                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    29.591098                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    18.972445                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.462361                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.296444                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.758805                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       240920121                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      240920121                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           56                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples           28                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 180847.142857                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 168422.624483                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value         8950                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       603079                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total           28                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 438471371008                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      5063720                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 962944019610                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           60                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 188801.966667                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 195428.155110                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        13246                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       602270                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           30                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 439257403653                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      5664059                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 962157386626                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           68                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 244610.911765                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 170435.438665                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        34154                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       596603                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           34                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 437610927257                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      8316771                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 963801210310                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 217217.212121                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 166069.947752                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        12474                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       528474                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 434746576382                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      7168168                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 966666709788                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           58                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 175542.827586                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 180505.822959                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        20144                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       685816                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 433928226132                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      5090742                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 967487137464                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           72                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 222980.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 171675.910176                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value         9126                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       578276                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           36                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 430867050345                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      8027289                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 970545376704                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 226657.727273                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 157493.728530                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        25616                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       538078                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 441482588913                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      7479705                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 959930385720                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         8510                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         4255                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 242339.452409                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 87296.831186                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         4255    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        27761                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       980840                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         4255                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 442154884799                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1031154370                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 958234415169                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           98                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 201491.734694                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 214166.676171                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           49    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        12406                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       944329                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           49                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 422794840273                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      9873095                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 978615740970                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           96                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 250688.979167                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 184676.220125                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        15808                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       584973                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           48                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 440841235461                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED     12033071                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 960567185806                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           64                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 239851.281250                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 181640.943899                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        24143                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       559985                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           32                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 384617946521                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      7675241                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 1016794832576                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           60                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           30                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 148442.800000                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 152904.089679                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           30    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value         8161                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       527412                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           30                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 434013643224                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      4453284                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 967402357830                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus17.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::mean 238232.606061                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::stdev 202717.765086                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::min_value        26346                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::max_value       857594                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus17.pwrStateResidencyTicks::ON 437101014992                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::CLK_GATED      7861676                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.pwrStateResidencyTicks::OFF 964311577670                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           52                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 219923.153846                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 143591.603561                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        24089                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       452636                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 424703375018                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      5718002                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 976711361318                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    102129.140845                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   142420.148454                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         4894                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       587716                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   958146307447                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      7251169                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    351043856                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     27529800                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       378573656                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    351043856                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     27529800                       # number of overall hits
system.cpu8.icache.overall_hits::total      378573656                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          186                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           57                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           243                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          186                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           57                       # number of overall misses
system.cpu8.icache.overall_misses::total          243                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst      9901584                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total      9901584                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst      9901584                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total      9901584                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    351044042                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     27529857                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    378573899                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    351044042                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     27529857                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    378573899                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst       173712                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 40747.259259                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst       173712                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 40747.259259                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            3                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            3                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           54                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      9251572                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      9251572                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      9251572                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      9251572                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 171325.407407                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 171325.407407                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 171325.407407                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 171325.407407                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    351043856                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     27529800                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      378573656                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          186                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           57                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst      9901584                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total      9901584                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    351044042                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     27529857                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    378573899                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst       173712                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 40747.259259                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            3                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      9251572                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      9251572                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 171325.407407                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 171325.407407                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          167.339310                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          378573896                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              240                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1577391.233333                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206940751652                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   150.979376                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    16.359935                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.241954                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.026218                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.268172                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      14764382301                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     14764382301                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    143236601                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     64996798                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       208233399                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    143236601                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     64996798                       # number of overall hits
system.cpu8.dcache.overall_hits::total      208233399                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      6583569                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      7689842                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      14273411                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      6583569                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      7689842                       # number of overall misses
system.cpu8.dcache.overall_misses::total     14273411                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 782247156658                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 782247156658                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 782247156658                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 782247156658                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    149820170                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     72686640                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    222506810                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    149820170                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     72686640                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    222506810                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.043943                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.105794                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.064148                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.043943                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.105794                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.064148                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 101724.737213                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 54804.500246                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 101724.737213                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 54804.500246                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs       959546                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets        10723                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs            65261                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            419                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    14.703207                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    25.591885                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      2322736                       # number of writebacks
system.cpu8.dcache.writebacks::total          2322736                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data      3954337                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total      3954337                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data      3954337                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total      3954337                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      3735505                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      3735505                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      3735505                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      3735505                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 393412874216                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 393412874216                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 393412874216                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 393412874216                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.051392                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.016788                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.051392                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.016788                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 105317.185820                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 105317.185820                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 105317.185820                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 105317.185820                       # average overall mshr miss latency
system.cpu8.dcache.replacements               9916478                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     76881252                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     35708520                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      112589772                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      5826588                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      5853560                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     11680148                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 644684170604                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 644684170604                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     82707840                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     41562080                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    124269920                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.070448                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.140839                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.093990                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 110135.399757                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 55194.863165                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      2689263                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      2689263                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      3164297                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      3164297                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 351517258763                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 351517258763                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.076134                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.025463                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 111088.579474                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 111088.579474                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66355349                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     29288278                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      95643627                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data       756981                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      1836282                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      2593263                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 137562986054                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 137562986054                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67112330                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     31124560                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     98236890                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.011279                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.058998                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.026398                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 74913.867289                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 53046.291893                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      1265074                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      1265074                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       571208                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       571208                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  41895615453                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  41895615453                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.018352                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.005815                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 73345.638459                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 73345.638459                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data      3159269                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       723342                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total      3882611                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data        13223                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        91536                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       104759                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   4822159018                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   4822159018                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data      3172492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       814878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total      3987370                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.004168                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.112331                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.026273                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 52680.464713                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 46030.976031                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        60667                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        60667                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        30869                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        30869                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data   1028681642                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total   1028681642                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.037882                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.007742                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 33324.099971                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33324.099971                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data      3109247                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       694133                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total      3803380                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        56491                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        49014                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total       105505                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    830588230                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    830588230                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data      3165738                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       743147                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total      3908885                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.017844                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.065955                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.026991                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 16945.938507                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  7872.501114                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        37692                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        37692                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    661180058                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    661180058                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.050719                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.009643                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17541.654940                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17541.654940                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data     53122784                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total     53122784                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data     47185568                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total     47185568                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           48.207584                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          226413012                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         10282430                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            22.019407                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206940764154                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    29.216257                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    18.991328                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.456504                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.296739                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.753244                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        240685495                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       240685495                       # Number of data accesses
system.cpu9.numPwrStateTransitions                126                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           62                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    189583.241935                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   223852.222855                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           62    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         3856                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       779910                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             62                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   958141804455                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED     11754161                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    351029002                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     27661362                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       378690364                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    351029002                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     27661362                       # number of overall hits
system.cpu9.icache.overall_hits::total      378690364                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          187                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           55                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           242                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          187                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           55                       # number of overall misses
system.cpu9.icache.overall_misses::total          242                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst      8213814                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total      8213814                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst      8213814                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total      8213814                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    351029189                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     27661417                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    378690606                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    351029189                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     27661417                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    378690606                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000002                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000002                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 149342.072727                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 33941.380165                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 149342.072727                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 33941.380165                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            5                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            5                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           50                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           50                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst      7344686                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total      7344686                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst      7344686                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total      7344686                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 146893.720000                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 146893.720000                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 146893.720000                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 146893.720000                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    351029002                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     27661362                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      378690364                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          187                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           55                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          242                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst      8213814                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total      8213814                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    351029189                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     27661417                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    378690606                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 149342.072727                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 33941.380165                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            5                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           50                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst      7344686                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total      7344686                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 146893.720000                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 146893.720000                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          167.422421                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          378690601                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              237                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1597850.637131                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206942712680                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   151.655542                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    15.766879                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.243038                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.025267                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.268305                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          237                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          237                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.379808                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      14768933871                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     14768933871                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    143235677                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     65068368                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       208304045                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    143235677                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     65068368                       # number of overall hits
system.cpu9.dcache.overall_hits::total      208304045                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      6585206                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      7742254                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      14327460                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      6585206                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      7742254                       # number of overall misses
system.cpu9.dcache.overall_misses::total     14327460                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 783931425308                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 783931425308                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 783931425308                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 783931425308                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    149820883                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     72810622                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    222631505                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    149820883                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     72810622                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    222631505                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.043954                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.106334                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.064355                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.043954                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.106334                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.064355                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 101253.643359                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 54715.310691                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 101253.643359                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 54715.310691                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs       959338                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets         9375                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs            65500                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            446                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    14.646382                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    21.020179                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      2332383                       # number of writebacks
system.cpu9.dcache.writebacks::total          2332383                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data      3990769                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total      3990769                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data      3990769                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total      3990769                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      3751485                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      3751485                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      3751485                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      3751485                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 392689552739                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 392689552739                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 392689552739                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 392689552739                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.051524                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.016851                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.051524                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.016851                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 104675.762462                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 104675.762462                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 104675.762462                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 104675.762462                       # average overall mshr miss latency
system.cpu9.dcache.replacements               9927559                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     76872883                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     35731037                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      112603920                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      5829251                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      5883606                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     11712857                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 644250771086                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 644250771086                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     82702134                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     41614643                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    124316777                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.070485                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.141383                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.094218                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 109499.305543                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 55003.725486                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      2709398                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      2709398                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      3174208                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      3174208                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 350389376519                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 350389376519                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.076276                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.025533                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 110386.394502                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 110386.394502                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66362794                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     29337331                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      95700125                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data       755955                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      1858648                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      2614603                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 139680654222                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 139680654222                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67118749                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     31195979                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     98314728                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.011263                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.059580                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.026594                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 75151.752361                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 53423.274670                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      1281371                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      1281371                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       577277                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       577277                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  42300176220                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  42300176220                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.018505                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.005872                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 73275.353461                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 73275.353461                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data      3158595                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       740186                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total      3898781                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data        13156                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        97539                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total       110695                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   4877446344                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   4877446344                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data      3171751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       837725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total      4009476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.004148                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.116433                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.027608                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 50005.088672                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 44062.029396                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        64421                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        64421                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        33118                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        33118                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data   1036488552                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total   1036488552                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.039533                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.008260                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 31296.834108                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31296.834108                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data      3109026                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       709875                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total      3818901                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        56295                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        51967                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total       108262                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    883385962                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    883385962                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data      3165321                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       761842                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total      3927163                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.017785                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.068212                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.027567                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 16998.979391                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  8159.704809                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        40056                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        40056                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    703075821                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    703075821                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.052578                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.010200                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17552.322274                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17552.322274                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data     55089170                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total     55089170                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data     48876324                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total     48876324                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           48.187865                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          226539408                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         10300991                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            21.992001                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206942725182                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    29.204399                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    18.983466                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.456319                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.296617                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.752935                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        240869135                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       240869135                       # Number of data accesses
system.cpu6.numPwrStateTransitions                172                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    173459.494118                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   221747.470102                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         3883                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       807122                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   958138814559                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED     14744057                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    351053066                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     27541862                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       378594928                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    351053066                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     27541862                       # number of overall hits
system.cpu6.icache.overall_hits::total      378594928                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          215                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           71                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           286                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          215                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           71                       # number of overall misses
system.cpu6.icache.overall_misses::total          286                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst     10571334                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     10571334                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst     10571334                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     10571334                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    351053281                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     27541933                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    378595214                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    351053281                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     27541933                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    378595214                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000003                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000003                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 148892.028169                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 36962.706294                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 148892.028169                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 36962.706294                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           62                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           62                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      9470718                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      9470718                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      9470718                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      9470718                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 152753.516129                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 152753.516129                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 152753.516129                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 152753.516129                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    351053066                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     27541862                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      378594928                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          215                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           71                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst     10571334                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     10571334                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    351053281                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     27541933                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    378595214                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 148892.028169                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 36962.706294                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           62                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      9470718                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      9470718                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 152753.516129                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 152753.516129                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          194.377466                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          378595205                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1366769.693141                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206936668856                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   174.883571                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    19.493895                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.280262                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.031240                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.311502                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.443910                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      14765213623                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     14765213623                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    143213748                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     64866167                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       208079915                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    143213748                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     64866167                       # number of overall hits
system.cpu6.dcache.overall_hits::total      208079915                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      6586743                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      7716886                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      14303629                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      6586743                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      7716886                       # number of overall misses
system.cpu6.dcache.overall_misses::total     14303629                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 780251302835                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 780251302835                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 780251302835                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 780251302835                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    149800491                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     72583053                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    222383544                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    149800491                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     72583053                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    222383544                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.043970                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.106318                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.064320                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.043970                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.106318                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.064320                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 101109.605978                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 54549.184884                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 101109.605978                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 54549.184884                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs       730848                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        10237                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs            57723                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            445                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    12.661296                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    23.004494                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      2331497                       # number of writebacks
system.cpu6.dcache.writebacks::total          2331497                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data      3976082                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total      3976082                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data      3976082                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total      3976082                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      3740804                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      3740804                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      3740804                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      3740804                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 391203136030                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 391203136030                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 391203136030                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 391203136030                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.051538                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016821                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.051538                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.016821                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 104577.287671                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 104577.287671                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 104577.287671                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 104577.287671                       # average overall mshr miss latency
system.cpu6.dcache.replacements               9919526                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     76866548                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     35621308                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      112487856                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      5829919                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      5867625                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     11697544                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 643415293090                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 643415293090                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     82696467                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     41488933                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    124185400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.070498                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.141426                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.094194                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 109655.148904                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 55004.306296                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      2700695                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      2700695                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      3166930                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      3166930                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 349208937846                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 349208937846                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.076332                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.025502                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 110267.337089                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 110267.337089                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66347200                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     29244859                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      95592059                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data       756824                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      1849261                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2606085                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 136836009745                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 136836009745                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67104024                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     31094120                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     98198144                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.011278                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.059473                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.026539                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 73994.968663                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 52506.349465                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      1275387                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      1275387                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       573874                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       573874                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  41994198184                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  41994198184                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.018456                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.005844                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 73176.687189                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 73176.687189                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data      3161999                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       729664                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total      3891663                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data        13392                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        95552                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       108944                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   4762483660                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   4762483660                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data      3175391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       825216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      4000607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.004217                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.115790                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.027232                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 49841.799858                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 43714.969709                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        63025                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        63025                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        32527                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        32527                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    885233822                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    885233822                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.039416                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.008131                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 27215.354075                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27215.354075                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data      3112023                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       700296                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total      3812319                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        56608                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        50336                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       106944                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    858753450                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    858753450                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data      3168631                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       750632                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total      3919263                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.017865                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.067058                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.027287                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 17060.422958                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  8029.935761                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        39006                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        39006                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    683623989                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    683623989                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.051964                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.009952                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17526.123904                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17526.123904                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data     56069684                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total     56069684                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data     49812902                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total     49812902                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           49.925609                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          226290508                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         10291827                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            21.987399                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206936681358                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    30.950889                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    18.974720                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.483608                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.296480                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.780088                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        240595241                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       240595241                       # Number of data accesses
system.cpu7.numPwrStateTransitions                166                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    154755.060976                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   211051.742353                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           82    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         3768                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       852387                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   958140868701                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED     12689915                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    351078954                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     27668327                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       378747281                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    351078954                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     27668327                       # number of overall hits
system.cpu7.icache.overall_hits::total      378747281                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          189                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           65                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           254                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          189                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           65                       # number of overall misses
system.cpu7.icache.overall_misses::total          254                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      8210242                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8210242                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      8210242                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8210242                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    351079143                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     27668392                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    378747535                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    351079143                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     27668392                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    378747535                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 126311.415385                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 32323.787402                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 126311.415385                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 32323.787402                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           58                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           58                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      7364148                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7364148                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      7364148                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7364148                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 126968.068966                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 126968.068966                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 126968.068966                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 126968.068966                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    351078954                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     27668327                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      378747281                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          189                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           65                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      8210242                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8210242                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    351079143                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     27668392                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    378747535                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 126311.415385                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 32323.787402                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           58                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      7364148                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7364148                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 126968.068966                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 126968.068966                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          170.735154                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          378747528                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              247                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1533390.801619                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206938790624                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   152.786812                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    17.948343                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.244851                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.028763                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.273614                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          247                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.395833                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      14771154112                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     14771154112                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    143179556                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     65158856                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       208338412                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    143179556                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     65158856                       # number of overall hits
system.cpu7.dcache.overall_hits::total      208338412                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      6606499                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      7711856                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      14318355                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      6606499                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      7711856                       # number of overall misses
system.cpu7.dcache.overall_misses::total     14318355                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 780825121445                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 780825121445                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 780825121445                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 780825121445                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    149786055                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     72870712                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    222656767                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    149786055                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     72870712                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    222656767                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.044106                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.105829                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.064307                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.044106                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.105829                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.064307                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 101249.961286                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 54533.158414                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 101249.961286                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 54533.158414                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs       833889                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        13658                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs            60693                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            494                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    13.739459                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    27.647773                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      2342789                       # number of writebacks
system.cpu7.dcache.writebacks::total          2342789                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data      3970171                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total      3970171                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data      3970171                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total      3970171                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      3741685                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      3741685                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      3741685                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      3741685                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 390838062225                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 390838062225                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 390838062225                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 390838062225                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.051347                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.016805                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.051347                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.016805                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 104455.095024                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 104455.095024                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 104455.095024                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 104455.095024                       # average overall mshr miss latency
system.cpu7.dcache.replacements               9935287                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     76841753                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     35749688                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      112591441                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      5845716                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      5873808                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     11719524                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 644367353128                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 644367353128                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     82687469                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     41623496                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    124310965                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.070697                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.141118                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.094276                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 109701.807265                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 54982.382657                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      2703779                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      2703779                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      3170029                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      3170029                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 349534406876                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 349534406876                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.076160                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.025501                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 110262.211127                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 110262.211127                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66337803                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     29409168                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      95746971                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data       760783                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      1838048                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      2598831                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 136457768317                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 136457768317                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67098586                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     31247216                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     98345802                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.011338                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.058823                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.026425                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 74240.590190                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 52507.365164                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      1266392                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      1266392                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       571656                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       571656                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  41303655349                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  41303655349                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.018295                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.005813                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 72252.640310                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72252.640310                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data      3165724                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       743569                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total      3909293                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data        13640                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        96678                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       110318                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   4934319758                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   4934319758                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data      3179364                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       840247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      4019611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.004290                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.115059                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.027445                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 51038.703304                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 44728.147338                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        63908                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        63908                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        32770                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        32770                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    972554226                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    972554226                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.039000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.008153                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 29678.188160                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29678.188160                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data      3114901                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       713118                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total      3828019                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        57690                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        51091                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       108781                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    868555018                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    868555018                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data      3172591                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       764209                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total      3936800                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.018184                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.066855                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.027632                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 17000.156936                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7984.436786                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        39377                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        39377                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    691640055                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    691640055                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.051526                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.010002                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17564.569546                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17564.569546                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data     54249750                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total     54249750                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data     48147766                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total     48147766                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           48.142804                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          226604996                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         10311600                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            21.975736                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206938803126                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    29.185619                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    18.957185                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.456025                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.296206                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.752231                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        240924778                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       240924778                       # Number of data accesses
system.cpu4.numPwrStateTransitions                144                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           71                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    180569.169014                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   229253.777060                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           71    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         4246                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       820401                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             71                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   958140738205                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED     12820411                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    351039983                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     27561884                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       378601867                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    351039983                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     27561884                       # number of overall hits
system.cpu4.icache.overall_hits::total      378601867                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          215                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           267                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          215                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total          267                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      7472624                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7472624                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      7472624                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7472624                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    351040198                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     27561936                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    378602134                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    351040198                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     27561936                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    378602134                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 143704.307692                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 27987.355805                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 143704.307692                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 27987.355805                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           46                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      6778766                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6778766                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      6778766                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6778766                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 147364.478261                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 147364.478261                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 147364.478261                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 147364.478261                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    351039983                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     27561884                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      378601867                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          215                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          267                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      7472624                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7472624                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    351040198                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     27561936                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    378602134                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 143704.307692                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 27987.355805                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           46                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      6778766                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6778766                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 147364.478261                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 147364.478261                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          190.210839                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          378602128                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              261                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1450582.865900                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206932589632                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   175.691391                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    14.519448                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.281557                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.023268                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.304825                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          261                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          261                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.418269                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      14765483487                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     14765483487                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    143256115                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     64743340                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       207999455                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    143256115                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     64743340                       # number of overall hits
system.cpu4.dcache.overall_hits::total      207999455                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      6599768                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      7692447                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      14292215                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      6599768                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      7692447                       # number of overall misses
system.cpu4.dcache.overall_misses::total     14292215                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 772192445795                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 772192445795                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 772192445795                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 772192445795                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    149855883                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     72435787                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    222291670                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    149855883                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     72435787                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    222291670                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.044041                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.106197                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.064295                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.044041                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.106197                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.064295                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 100383.200014                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 54028.885361                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 100383.200014                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 54028.885361                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs       736828                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets         7342                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs            59283                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            351                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    12.428993                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    20.917379                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      2335398                       # number of writebacks
system.cpu4.dcache.writebacks::total          2335398                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data      3962027                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total      3962027                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data      3962027                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total      3962027                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      3730420                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3730420                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      3730420                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3730420                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 389806367677                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 389806367677                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 389806367677                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 389806367677                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.051500                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016782                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.051500                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016782                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 104493.962524                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 104493.962524                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 104493.962524                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 104493.962524                       # average overall mshr miss latency
system.cpu4.dcache.replacements               9916862                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     76891242                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     35485457                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      112376699                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      5840505                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      5856296                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     11696801                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 640638526560                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 640638526560                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     82731747                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     41341753                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    124073500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.070596                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.141656                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.094273                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 109393.126058                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 54770.404879                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      2697082                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      2697082                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      3159214                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3159214                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 348939363019                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 348939363019                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.076417                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.025462                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 110451.322075                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 110451.322075                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66364873                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     29257883                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      95622756                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data       759263                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      1836151                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      2595414                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 131553919235                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 131553919235                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67124136                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     31094034                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     98218170                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.011311                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.059052                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.026425                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 71646.568956                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 50687.065430                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      1264945                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      1264945                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       571206                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       571206                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  40867004658                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  40867004658                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.018370                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.005816                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 71545.124978                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71545.124978                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data      3157317                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       758103                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total      3915420                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data        13329                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        98112                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       111441                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   4917930172                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   4917930172                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data      3170646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       856215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      4026861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.004204                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.114588                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.027674                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 50125.674454                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 44130.348543                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        64684                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        64684                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        33428                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        33428                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    925144042                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    925144042                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.039042                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.008301                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 27675.722209                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27675.722209                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data      3107216                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       727056                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total      3834272                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        56833                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        52693                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       109526                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    903205204                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    903205204                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data      3164049                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       779749                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total      3943798                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.017962                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.067577                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.027772                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 17140.895451                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8246.491281                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        40839                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        40839                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    719357461                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    719357461                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.052375                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.010355                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17614.472955                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17614.472955                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data     55089170                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total     55089170                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data     48891728                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total     48891728                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           50.218352                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          226262711                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         10293540                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            21.981040                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206932602134                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    31.279777                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    18.938576                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.488747                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.295915                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.784662                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        240555869                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       240555869                       # Number of data accesses
system.cpu5.numPwrStateTransitions                152                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           75                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    143795.546667                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   196743.883441                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         3869                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       715290                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             75                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   958142773950                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED     10784666                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    351037590                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     27533281                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       378570871                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    351037590                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     27533281                       # number of overall hits
system.cpu5.icache.overall_hits::total      378570871                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          217                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           64                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           281                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          217                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           64                       # number of overall misses
system.cpu5.icache.overall_misses::total          281                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst     11646506                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     11646506                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst     11646506                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     11646506                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    351037807                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     27533345                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    378571152                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    351037807                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     27533345                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    378571152                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000002                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000002                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 181976.656250                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 41446.640569                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 181976.656250                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 41446.640569                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           56                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst     10363006                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     10363006                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst     10363006                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     10363006                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 185053.678571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 185053.678571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 185053.678571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 185053.678571                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    351037590                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     27533281                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      378570871                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          217                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           64                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst     11646506                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     11646506                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    351037807                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     27533345                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    378571152                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 181976.656250                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 41446.640569                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           56                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst     10363006                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     10363006                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 185053.678571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 185053.678571                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          194.396878                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          378571144                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1386707.487179                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206934707828                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   177.032126                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    17.364752                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.283705                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.027828                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.311533                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          273                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      14764275201                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     14764275201                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    143269743                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     64760657                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       208030400                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    143269743                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     64760657                       # number of overall hits
system.cpu5.dcache.overall_hits::total      208030400                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      6602274                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      7709760                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      14312034                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      6602274                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      7709760                       # number of overall misses
system.cpu5.dcache.overall_misses::total     14312034                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 777995270961                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 777995270961                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 777995270961                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 777995270961                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    149872017                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     72470417                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    222342434                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    149872017                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     72470417                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    222342434                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.044053                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.106385                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.064369                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.044053                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.106385                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.064369                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 100910.439620                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 54359.518078                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 100910.439620                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 54359.518078                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs       752516                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        10335                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs            59536                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            392                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    12.639680                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    26.364796                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      2340266                       # number of writebacks
system.cpu5.dcache.writebacks::total          2340266                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data      3971043                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total      3971043                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data      3971043                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total      3971043                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      3738717                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      3738717                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      3738717                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      3738717                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 391327817454                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 391327817454                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 391327817454                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 391327817454                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.051590                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.016815                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.051590                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.016815                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 104669.012780                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 104669.012780                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 104669.012780                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 104669.012780                       # average overall mshr miss latency
system.cpu5.dcache.replacements               9936959                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     76910625                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     35577920                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      112488545                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      5841523                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      5851961                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     11693484                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 641076420172                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 641076420172                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     82752148                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     41429881                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    124182029                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.070591                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.141250                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.094164                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 109548.990530                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 54823.388835                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      2688298                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      2688298                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      3163663                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3163663                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 349521648806                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 349521648806                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.076362                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.025476                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 110480.050753                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 110480.050753                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66359118                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     29182737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      95541855                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data       760751                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      1857799                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      2618550                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 136918850789                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 136918850789                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67119869                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     31040536                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     98160405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.011334                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.059851                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.026676                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 73699.496441                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 52288.041393                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      1282745                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      1282745                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       575054                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       575054                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  41806168648                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  41806168648                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.018526                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.005858                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 72699.552821                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 72699.552821                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data      3154193                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       734646                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      3888839                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data        13378                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        93903                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       107281                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   4718603996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4718603996                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data      3167571                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       828549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      3996120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.004223                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.113334                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.026846                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 50249.768335                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 43983.594448                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        61907                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        61907                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        31996                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        31996                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    865081644                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    865081644                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.038617                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.008007                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 27037.181023                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27037.181023                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data      3104295                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       705431                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total      3809726                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        56659                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        50188                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       106847                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    844579754                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    844579754                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data      3160954                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       755619                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      3916573                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.017925                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.066420                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.027281                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 16828.320595                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  7904.571528                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        38306                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        38306                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    672206078                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    672206078                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.050695                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.009780                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17548.323448                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17548.323448                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data     53663942                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total     53663942                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data     47660512                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total     47660512                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           50.456620                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          226246895                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         10305259                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            21.954508                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206934720330                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    31.480227                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    18.976393                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.491879                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.296506                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.788385                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        240560386                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       240560386                       # Number of data accesses
system.cpu2.numPwrStateTransitions                194                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           96                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    153402.781250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   212174.538384                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           96    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         4032                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       849841                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             96                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   958138831949                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED     14726667                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    351068935                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     27622868                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       378691803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    351068935                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     27622868                       # number of overall hits
system.cpu2.icache.overall_hits::total      378691803                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           64                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           278                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           64                       # number of overall misses
system.cpu2.icache.overall_misses::total          278                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst      9492590                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9492590                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst      9492590                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9492590                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    351069149                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     27622932                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    378692081                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    351069149                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     27622932                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    378692081                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 148321.718750                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 34146.007194                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 148321.718750                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 34146.007194                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           60                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           60                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           60                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      8690084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8690084                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      8690084                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8690084                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 144834.733333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 144834.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 144834.733333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 144834.733333                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    351068935                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     27622868                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      378691803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           64                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst      9492590                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9492590                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    351069149                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     27622932                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    378692081                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 148321.718750                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 34146.007194                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           60                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      8690084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8690084                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 144834.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 144834.733333                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          192.271660                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          378692077                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1382087.872263                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206928496120                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   174.875091                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    17.396569                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.280249                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.027879                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.308128                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.439103                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      14768991433                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     14768991433                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    143228533                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     65089035                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       208317568                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    143228533                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     65089035                       # number of overall hits
system.cpu2.dcache.overall_hits::total      208317568                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      6590096                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      7699232                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14289328                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      6590096                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      7699232                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14289328                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 784879015949                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 784879015949                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 784879015949                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 784879015949                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    149818629                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     72788267                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    222606896                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    149818629                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     72788267                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    222606896                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.043987                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.105776                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.064191                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.043987                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.105776                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.064191                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 101942.507506                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54927.636621                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 101942.507506                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54927.636621                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       901337                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        13212                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            63038                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            542                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    14.298312                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    24.376384                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2329663                       # number of writebacks
system.cpu2.dcache.writebacks::total          2329663                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data      3960488                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3960488                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data      3960488                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3960488                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      3738744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3738744                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      3738744                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3738744                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 392509956057                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 392509956057                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 392509956057                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392509956057                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.051365                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016795                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.051365                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016795                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 104984.442919                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104984.442919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 104984.442919                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104984.442919                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9917031                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     76865927                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     35751433                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      112617360                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      5831844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      5862036                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     11693880                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 645286232282                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 645286232282                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     82697771                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     41613469                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    124311240                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.070520                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.140869                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.094069                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 110078.858656                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55181.533613                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      2694809                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2694809                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      3167227                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3167227                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 350126504799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 350126504799                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.076111                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.025478                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 110546.703725                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110546.703725                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66362606                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     29337602                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      95700208                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data       758252                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      1837196                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2595448                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 139592783667                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 139592783667                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67120858                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     31174798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     98295656                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.011297                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.058932                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026405                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 75981.432393                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53783.695018                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      1265679                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1265679                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       571517                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       571517                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  42383451258                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  42383451258                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.018333                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005814                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 74159.563509                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74159.563509                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data      3163743                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       732201                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      3895944                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data        13817                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        94981                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       108798                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   4831567346                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   4831567346                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data      3177560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       827182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      4004742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.004348                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.114825                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.027167                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 50868.777398                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 44408.604441                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        62706                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        62706                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        32275                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        32275                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    955600844                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    955600844                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.039018                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.008059                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 29608.081921                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29608.081921                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data      3112458                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       702628                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      3815086                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        58129                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        50462                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       108591                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    855933356                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    855933356                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data      3170587                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       753090                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      3923677                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.018334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.067007                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.027676                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 16961.938805                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7882.175834                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        38737                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        38737                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    681259526                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    681259526                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.051437                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009873                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17586.791078                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17586.791078                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data     50588450                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     50588450                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data     44918124                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     44918124                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           50.104168                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          226537486                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         10291892                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            22.011258                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206928508622                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    31.117126                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    18.987042                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.486205                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.296673                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.782878                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        240827207                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       240827207                       # Number of data accesses
system.cpu3.numPwrStateTransitions                132                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    217020.292308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   236752.506757                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         4615                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       830601                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   958139452297                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED     14106319                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    351094837                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     27539155                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       378633992                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    351094837                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     27539155                       # number of overall hits
system.cpu3.icache.overall_hits::total      378633992                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           273                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total          273                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst      7819108                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7819108                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst      7819108                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7819108                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    351095051                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     27539214                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    378634265                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    351095051                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     27539214                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    378634265                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 132527.254237                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28641.421245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 132527.254237                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28641.421245                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      7190918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7190918                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      7190918                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7190918                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 133165.148148                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 133165.148148                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 133165.148148                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 133165.148148                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    351094837                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     27539155                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      378633992                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst      7819108                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7819108                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    351095051                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     27539214                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    378634265                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 132527.254237                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28641.421245                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      7190918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7190918                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 133165.148148                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 133165.148148                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          191.862949                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          378634260                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              268                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1412814.402985                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206930558950                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   174.848480                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    17.014469                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.280206                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.027267                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.307473                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.429487                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      14766736603                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     14766736603                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    143125595                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     65082241                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       208207836                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    143125595                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     65082241                       # number of overall hits
system.cpu3.dcache.overall_hits::total      208207836                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      6584469                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      7705823                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      14290292                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      6584469                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      7705823                       # number of overall misses
system.cpu3.dcache.overall_misses::total     14290292                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 780367489274                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 780367489274                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 780367489274                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 780367489274                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    149710064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     72788064                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    222498128                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    149710064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     72788064                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    222498128                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.043981                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.105867                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.064227                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.043981                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.105867                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.064227                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 101269.843503                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 54608.225589                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 101269.843503                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 54608.225589                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       776839                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         9555                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            58736                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            418                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.225943                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    22.858852                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2328371                       # number of writebacks
system.cpu3.dcache.writebacks::total          2328371                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data      3961654                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3961654                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data      3961654                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3961654                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      3744169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3744169                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      3744169                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3744169                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 392567602179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 392567602179                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 392567602179                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 392567602179                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.051439                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016828                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.051439                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016828                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 104847.725137                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104847.725137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 104847.725137                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104847.725137                       # average overall mshr miss latency
system.cpu3.dcache.replacements               9923448                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     76796953                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     35814385                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      112611338                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      5828904                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      5858890                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     11687794                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 643408990802                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 643408990802                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     82625857                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     41673275                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    124299132                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.070546                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.140591                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.094030                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 109817.557729                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55049.651868                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      2688861                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2688861                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      3170029                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3170029                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 350527124214                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 350527124214                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.076069                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.025503                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 110575.368305                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110575.368305                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66328642                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     29267856                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      95596498                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data       755565                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      1846933                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2602498                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 136958498472                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 136958498472                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67084207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     31114789                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     98198996                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.011263                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.059359                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026502                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 74154.557026                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52625.784332                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      1272793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1272793                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       574140                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       574140                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  42040477965                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  42040477965                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.018452                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005847                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 73223.391446                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 73223.391446                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data      3172845                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       711540                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      3884385                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data        13405                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        92370                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       105775                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   4608900742                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   4608900742                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data      3186250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       803910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      3990160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.004207                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.114901                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.026509                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 49896.078186                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 43572.684869                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        61024                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        61024                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        31346                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        31346                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    853287590                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    853287590                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.038992                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.007856                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 27221.578192                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27221.578192                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data      3122063                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       682441                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      3804504                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        57439                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        49036                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       106475                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    838559148                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    838559148                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data      3179502                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       731477                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      3910979                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.018065                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.067037                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.027225                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 17100.888082                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7875.643560                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        37945                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        37945                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    667557229                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    667557229                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.051874                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.009702                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17592.758703                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17592.758703                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data     49491846                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total     49491846                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data     43940078                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total     43940078                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           49.958437                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          226401991                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         10291921                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            21.998030                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206930571452                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    30.908944                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    19.049492                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.482952                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.297648                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.780601                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        240691188                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       240691188                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   958153558616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1983357689                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    203879906                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2187237595                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1983357689                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    203879906                       # number of overall hits
system.cpu0.icache.overall_hits::total     2187237595                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst          837                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           889                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst          837                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total          889                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst      8198220                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8198220                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst      8198220                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8198220                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   1983358526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    203879958                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2187238484                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1983358526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    203879958                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2187238484                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 157658.076923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  9221.844769                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 157658.076923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  9221.844769                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1425                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   203.571429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu0.icache.writebacks::total              244                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst           21                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst           21                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      6204543                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6204543                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      6204543                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6204543                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 200146.548387                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 200146.548387                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 200146.548387                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 200146.548387                       # average overall mshr miss latency
system.cpu0.icache.replacements                   244                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1983357689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    203879906                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2187237595                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst          837                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          889                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst      8198220                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8198220                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1983358526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    203879958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2187238484                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 157658.076923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  9221.844769                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst           21                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      6204543                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6204543                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 200146.548387                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 200146.548387                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.718817                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2187238463                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              868                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2519859.980415                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   613.913709                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst     9.805108                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.983836                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.015713                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999549                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      85302301744                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     85302301744                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    706799859                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    505405947                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1212205806                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    706799859                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    505405947                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1212205806                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      9689281                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     23367739                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      33057020                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      9689281                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     23367739                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33057020                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 275199609534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 275199609534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 275199609534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 275199609534                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    716489140                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    528773686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1245262826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    716489140                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    528773686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1245262826                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.013523                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.044192                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.026546                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.013523                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.044192                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.026546                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 11776.903599                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  8324.997520                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 11776.903599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  8324.997520                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4426                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.277419                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      6903208                       # number of writebacks
system.cpu0.dcache.writebacks::total          6903208                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     17089274                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17089274                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     17089274                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17089274                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      6278465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      6278465                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      6278465                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      6278465                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  64260551514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  64260551514                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  64260551514                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  64260551514                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.011874                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005042                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.011874                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005042                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 10235.073623                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10235.073623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 10235.073623                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10235.073623                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15967767                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    391655866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    250592921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      642248787                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6145394                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data     23366779                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     29512173                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 275188198746                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 275188198746                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    397801260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    273959700                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    671760960                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.015448                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.085293                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043933                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 11776.899107                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9324.565790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data     17088554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17088554                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      6278225                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6278225                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  64258148343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  64258148343                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.022917                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009346                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 10235.082104                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10235.082104                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    315143993                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    254813026                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     569957019                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      3543887                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data          960                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3544847                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data     11410788                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11410788                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    318687880                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    254813986                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    573501866                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.011120                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 11886.237500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total     3.218979                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data          720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          720                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data          240                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          240                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data      2403171                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2403171                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 10013.212500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10013.212500                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     18632036                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     17592405                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     36224441                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data          238                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data      2729682                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2729682                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     18632193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     17592643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     36224836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 11469.252101                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6910.587342                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data          118                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          118                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data      1200960                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1200960                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10008                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     18632193                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     17592514                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     36224707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     18632193                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     17592514                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     36224707                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999019                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1300622977                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15968023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            81.451722                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   191.475690                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data    64.523330                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.747952                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.252044                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      42182763831                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     42182763831                       # Number of data accesses
system.cpu1.numPwrStateTransitions              15362                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         7680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    80490.238672                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47686.161305                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         7680    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17133                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value      2472405                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           7680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   957535393583                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    618165033                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  443266895722                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst   2002117693                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst    144557634                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2146675327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst   2002117693                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst    144557634                       # number of overall hits
system.cpu1.icache.overall_hits::total     2146675327                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          929                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           979                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          929                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total          979                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst      7604412                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7604412                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst      7604412                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7604412                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst   2002118622                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst    144557684                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2146676306                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst   2002118622                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst    144557684                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2146676306                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 152088.240000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  7767.530133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 152088.240000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  7767.530133                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          342                       # number of writebacks
system.cpu1.icache.writebacks::total              342                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      5835498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5835498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      5835498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5835498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 157716.162162                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157716.162162                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 157716.162162                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157716.162162                       # average overall mshr miss latency
system.cpu1.icache.replacements                   342                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst   2002117693                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst    144557634                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2146675327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          929                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          979                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst      7604412                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7604412                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst   2002118622                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst    144557684                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2146676306                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 152088.240000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  7767.530133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      5835498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5835498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 157716.162162                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157716.162162                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.656027                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2146676293                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              966                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2222232.187371                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   612.372343                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    11.283684                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.981366                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.018083                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      83720376900                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     83720376900                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    725821952                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    404389397                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1130211349                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    725821952                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    404389397                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1130211349                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data     10534895                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      9652105                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20187000                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data     10534895                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      9652105                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20187000                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 859324947356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 859324947356                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 859324947356                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 859324947356                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    736356847                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    414041502                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1150398349                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    736356847                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    414041502                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1150398349                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.014307                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.023312                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017548                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.014307                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.023312                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017548                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 89029.796853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42568.234376                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 89029.796853                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42568.234376                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        88370                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2537                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    34.832479                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      6641243                       # number of writebacks
system.cpu1.dcache.writebacks::total          6641243                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data      7635577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7635577                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data      7635577                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7635577                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      2016528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2016528                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      2016528                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2016528                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 119943100274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 119943100274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 119943100274                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 119943100274                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.004870                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001753                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.004870                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001753                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 59480.007356                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59480.007356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 59480.007356                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59480.007356                       # average overall mshr miss latency
system.cpu1.dcache.replacements              10280087                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data    387190458                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data    227399867                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      614590325                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      5084799                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      1701943                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6786742                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data  42922103151                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42922103151                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data    392275257                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data    229101810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    621377067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.012962                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.007429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010922                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 25219.471599                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6324.404722                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data       665739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       665739                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      1036204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1036204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data  28666629555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  28666629555                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001668                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 27665.044291                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27665.044291                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data    338631494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data    176989530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     515621024                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      5450096                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      7950162                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     13400258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 816402844205                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 816402844205                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data    344081590                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data    184939692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    529021282                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.015840                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.042988                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025330                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 102690.089108                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60924.412366                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      6969838                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6969838                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       980324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       980324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  91276470719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91276470719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.005301                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 93108.473034                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93108.473034                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data     31835396                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data     23275205                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     55110601                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data        30561                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data       221476                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       252037                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   8176723233                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8176723233                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data     31865957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data     23496681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     55362638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.000959                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.009426                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004552                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 36919.229321                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32442.551026                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data       171667                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total       171667                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        49809                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        49809                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data   2081611041                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2081611041                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.002120                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000900                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 41791.865747                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41791.865747                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data     31331307                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data     22553576                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     53884883                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data       520476                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data       468640                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       989116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data  15409278402                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total  15409278402                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data     31851783                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data     23022216                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     54873999                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.016341                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.020356                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018025                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 32880.843295                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15578.838480                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data       468640                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       468640                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data  15040959816                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total  15040959816                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.020356                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.008540                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 32094.912547                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 32094.912547                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data   1221278325                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   1221278325                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data   1198751151                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total   1198751151                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.434989                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1253190603                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11683958                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           107.257370                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   189.400717                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    66.034271                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.739847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.257946                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997793                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      40352003510                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     40352003510                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           66                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 231158.484848                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 172117.265657                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        12926                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       537081                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total           33                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 438943219892                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      7628230                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 962469606216                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           74                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           37                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 169278.540541                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 139034.050185                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           37    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        18366                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       522085                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           37                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 434421432656                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      6263306                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 966992758376                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9472117                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         6177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2785486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           68                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5033306                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          751838                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        832440                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1444204                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        18734                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        38536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           556954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          554786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15381360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     18835755                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side      8799052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27635011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side         7936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1015071616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side    564551040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1579640064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11938943                       # Total snoops (count)
system.tol2bus.snoopTraffic                 339393280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18059949                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.238175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425967                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13758518     76.18%     76.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4301431     23.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18059949                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10509146642                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3832353216                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             77561                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13090913373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             64635                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       5233983245                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            1.2                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           64                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           32                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 212933.343750                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 148470.144698                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        27348                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       551694                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           32                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 415730727863                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      6813867                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 985682912608                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data        66176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data     35735040                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    216027136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    217135104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    214839424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    217401856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    217668096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    217390336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    217359104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    217234944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    215627392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    217420672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    218090624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    218022144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    216636672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    216852736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    216667136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data    217618688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        3507859968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus17.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        66688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    832391936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      832391936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data          517                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data       279180                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      1687712                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      1696368                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      1678433                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           34                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      1698452                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      1700532                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      1698362                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      1698118                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      1697148                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      1684589                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      1698599                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      1703833                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      1703298                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      1692474                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      1694162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      1692712                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data      1700146                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           27405156                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      6503062                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           6503062                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         5487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data       149292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         6064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data     80617435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         9818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    487352288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         8085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    489851839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         7797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    484672837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         9818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    490453625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst        10396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    491054257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         8952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    490427636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         9529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    490357178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         8085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    490077076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         8663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    486450475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst        10107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    490496074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         9240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    492007470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         7797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    491852981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         7797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    488727388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         7797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    489214823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         6642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    488796114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.inst         8374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data    490942793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           7913652027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         5487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         6064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         9818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         8085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         7797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         9818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst        10396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         8952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         9529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         8085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         8663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst        10107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         9240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         7797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         7797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         7797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         6642                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus17.inst         8374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          150447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1877857210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1877857210                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1877857210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         5487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data       149292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         6064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data     80617435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         9818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    487352288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         8085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    489851839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         7797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    484672837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         9818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    490453625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst        10396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    491054257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         8952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    490427636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         9529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    490357178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         8085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    490077076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         8663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    486450475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst        10107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    490496074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         9240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    492007470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         7797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    491852981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         7797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    488727388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         7797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    489214823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         6642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    488796114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.inst         8374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data    490942793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          9791509237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  11166636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples      1034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples    527425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   3042077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   3013374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   2970404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   2997348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   3007442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   3040797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   3040305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   3055688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   3008950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   3039031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   3049079.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   3040339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   3044944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   3032959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   3031122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples   3052671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000017884738                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       697046                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       697046                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           54748587                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          10542568                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   27405159                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   6503062                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 54810318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                13006124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               5814287                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              1839488                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1322407                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          2881721                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          2066089                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          6457947                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          2323356                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1079250                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          2534134                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           848815                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          2405082                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          2159681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         3044845                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         6229722                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         2389896                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         1881496                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          789410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15        10582180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           422394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           619645                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           818068                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           630834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           835532                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           268086                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           685351                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           738401                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           717417                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           632860                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          680182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          264029                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          617341                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          668435                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          680509                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1887530                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     11.72                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     29.96                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                3375122746917                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              244980155000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           4293798328167                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    68885.64                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               87635.64                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                     9551                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        1                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                31942085                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7821868                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                65.19                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               70.05                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             54810318                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            13006124                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 453911                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 625314                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                1518124                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                1875923                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                2843493                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                3240010                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                3853099                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                4097195                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                4148719                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                4153583                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               3743883                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11               3560201                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12               2941000                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13               2674495                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14               2059273                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15               1805392                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               1313019                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               1120893                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                777434                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                648766                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                430988                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                352897                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                224329                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                181056                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                110159                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                 87770                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                 51482                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                 39841                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                 22171                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                 16827                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                 14269                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                 10515                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  1011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  1534                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21144                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                144864                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                185848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                360594                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                400253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                535488                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                562950                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                647240                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                662534                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                713165                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                722198                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                751665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                754376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                770068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                768216                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                775160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                716451                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                325191                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                286985                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                193660                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                176579                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                123346                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                113154                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                 80477                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                 74284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                 53859                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                 49596                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                 36370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                 33560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                 24434                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                 22603                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                 16230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                 14994                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                 10949                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                 10036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  7351                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  6764                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  4932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  4590                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  1222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                   514                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    94                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    58                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    16                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     20398676                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   188.757684                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   164.657655                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   132.061706                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       107486      0.53%      0.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     14737805     72.25%     72.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      3433346     16.83%     89.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      1184269      5.81%     95.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       438607      2.15%     97.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       207744      1.02%     98.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       108642      0.53%     99.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        62400      0.31%     99.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       118377      0.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     20398676                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       697046                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     70.290923                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    62.627596                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    32.732096                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15          7387      1.06%      1.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31        53462      7.67%      8.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47       114233     16.39%     25.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63       146487     21.02%     46.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       137977     19.79%     65.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       100501     14.42%     80.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        61911      8.88%     89.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        34956      5.01%     94.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        19031      2.73%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        10227      1.47%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175         5417      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         2785      0.40%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         1369      0.20%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223          669      0.10%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          354      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          145      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271           80      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287           26      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-367            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       697046                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       697046                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.019910                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.017909                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.277440                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          691925     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1509      0.22%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            1255      0.18%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1133      0.16%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             489      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             374      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             115      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             143      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24              40      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              42      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::32               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       697046                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            3135745984                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              372114368                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              714663296                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             3507860352                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           832391936                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     7074.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1612.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  7913.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1877.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       67.86                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   55.27                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  12.60                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 443266861352                       # Total gap between requests
system.mem_ctrls0.avgGap                     13072.55                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data        66176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data     33755200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    194692928                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    192855936                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    190105856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    191830272                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    192476288                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    194611008                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    194579520                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    195564032                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    192572800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    194497984                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    195141056                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    194581696                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    194876416                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    194109376                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    193991808                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data    195370944                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    714663296                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 5486.536494088332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 149291.545654929854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 6064.066651360788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 76150960.799856275320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 9818.012673631751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 439222802.061230242252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 8085.422201814384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 435078590.035182416439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 7796.657123178155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 428874472.320683062077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 9818.012673631751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 432764715.460070312023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 10395.542830904207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 434222112.811947345734                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 8951.717437723068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 439037992.410903036594                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 9529.247594995524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 438966956.201558530331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 8085.422201814384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 441187992.803889095783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 8662.952359086839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 434439841.681239068508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 10106.777752267979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 438783012.846467256546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 9240.482516359296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 440233768.601535677910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 7796.657123178155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 438971865.207895338535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 7796.657123178155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 439636746.801455259323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 7796.657123178155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 437906322.067727684975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 6641.596808633243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 437641091.343000292778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.inst 8374.187280450611                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 440752390.682766377926                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1612264084.905202150345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data         1034                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data       558360                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      3375426                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      3392738                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      3356866                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      3396904                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      3401064                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      3396724                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      3396236                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      3394296                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      3369178                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      3397198                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      3407666                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      3406596                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      3384948                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      3388324                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      3385426                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data      3400292                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     13006124                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      4349422                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data    101355752                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      4848044                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data  51336021485                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      7086184                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 264141909079                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      5315384                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 267723890281                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      5048668                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 267273935941                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      7731334                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 266310487215                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      6842216                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 266645465078                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      5468164                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 263326981120                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      8022798                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 265936132465                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      6582132                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 264196524015                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5384292                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 266288266305                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      7019460                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 263731133782                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      7923000                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 263234462350                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      4692548                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 263848158989                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      6358148                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 264238123012                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      5103220                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 264206093396                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      4385524                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 266439000481                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.inst      5679374                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data 264712547509                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 12874836883242                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    114458.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     98022.97                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    115429.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     91940.72                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    104208.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     78254.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst     94917.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     78910.86                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst     93493.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     79620.08                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst    113696.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     78398.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst     95030.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     78400.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     88196.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     77523.81                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst    121557.55                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     78303.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst    117538.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     77835.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst     89738.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     79036.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    100278.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     77631.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    123796.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     77247.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst     86899.04                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     77452.14                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst    117743.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     78062.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst     94504.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     77975.45                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst     95337.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     78701.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.inst     97920.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     77849.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks    989905.75                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   66.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         80940339480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         43020780330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       210503707680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       32094141660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    34990840560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    201213108210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy       771866880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      603534784800                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1361.560700                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE    424388406                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  14801540000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 428040967316                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         64706321400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         34392195090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       139327932240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       26195583420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    34990840560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    201094327620                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy       871727520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      501578927850                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1131.550614                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE    654712196                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  14801540000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 427810643526                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data        74368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data     35435648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    213059072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    213160320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    212123904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    212181248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    211437696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    211551744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    211949312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    212871552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    210466688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    211975296                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    212463872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    212499200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    212282880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    211815168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    211305600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data    212402816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3429108352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus17.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    831920128                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      831920128                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data          581                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data       276841                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      1664524                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      1665315                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      1657218                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      1657666                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      1651857                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      1652748                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      1655854                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      1663059                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      1644271                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      1656057                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      1659874                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      1660150                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      1658460                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      1654806                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      1650825                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data      1659397                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           26789909                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      6499376                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           6499376                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         3465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data       167773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         4620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data     79942013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         7508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    480656404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         7508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    480884817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         5487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    478546686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    478676053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         7508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    476998617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         7797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    477255906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         6064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    478152811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    480233363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    474808045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    478211430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         8663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    479313646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         6353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    479393345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         6064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    478905332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         6064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    477850185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         5775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    476700611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.inst         7219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data    479175905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           7735990179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         3465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         4620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         7508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         7508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         5487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         6353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         7508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         7797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         6064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         6353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         8663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         6353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         6064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         6064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         5775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus17.inst         7219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          117239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    1876792822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1876792822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    1876792822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         3465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data       167773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         4620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data     79942013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         7508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    480656404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         7508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    480884817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         5487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    478546686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    478676053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         7508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    476998617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         7797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    477255906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         6064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    478152811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    480233363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    474808045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    478211430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         8663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    479313646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         6353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    479393345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         6064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    478905332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         6064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    477850185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         5775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    476700611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.inst         7219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data    479175905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          9612783001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  10689624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples      1162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples    523596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   2968976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   2927411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   2884885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   2913436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   2919173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   2936503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   2962660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   2965250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   2919191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   2951129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   2950072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   2946558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   2940416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   2947989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   2940199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples   2945299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000019311398                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       667280                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       667280                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           54754341                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          10087598                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   26789914                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   6499376                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 53579828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                12998752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               6035111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              2309128                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          2066813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          2473306                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          2660380                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          6811717                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          3974199                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           675143                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          3525699                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          2687045                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          2822180                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           636431                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         3073668                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         6075491                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         2466620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         3231138                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1326896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         3037990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           331046                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           815625                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           602784                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           825112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           617369                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           342793                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           632098                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           749390                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           676581                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           683960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          633178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          350274                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          667283                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          623135                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          697792                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1441174                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     10.81                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     29.02                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                3008469600679                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              237723580000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           3899933025679                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    63276.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               82026.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                     2069                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                30415094                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7383949                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                63.97                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               69.08                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             53579828                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            12998752                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 558618                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 773120                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                1874154                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                2312633                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                3413010                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                3838203                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                4345129                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                4519994                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                4297801                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                4173061                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               3498714                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               3205653                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               2453226                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               2150106                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               1536441                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               1307240                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                885600                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                738708                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                476739                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                393885                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                242593                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                197236                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                114957                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                 92019                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                 50573                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                 39485                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 20455                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 15686                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                  7588                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                  5693                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                  3758                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                  2639                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  1003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  1568                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 23658                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                172734                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                217105                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                409300                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                449318                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                584517                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                608770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                681844                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                693589                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                729942                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                734738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                751397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                750368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                756456                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                752163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                752162                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                688030                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                239557                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                200616                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                115358                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                102211                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                 61824                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 55079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 34378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 30716                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 19849                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 17868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 11717                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 10551                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                  7005                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  6315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  4240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  3822                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  2531                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  2254                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  1513                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  1362                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   924                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   891                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    94                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     20435251                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.380581                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   161.658526                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   118.921084                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       108237      0.53%      0.53% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     14959437     73.20%     73.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      3541204     17.33%     91.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      1083049      5.30%     96.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       379128      1.86%     98.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       164209      0.80%     99.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        79491      0.39%     99.41% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        43542      0.21%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        76954      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     20435251                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       667280                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     71.251359                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    64.389928                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    30.999125                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          4338      0.65%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        42534      6.37%      7.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       103359     15.49%     22.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       143580     21.52%     44.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       137398     20.59%     64.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       101850     15.26%     79.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        63805      9.56%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        35773      5.36%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        18258      2.74%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159         8816      1.32%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         4224      0.63%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         1926      0.29%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          835      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          331      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239          146      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255           62      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           26      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::304-319            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       667280                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       667280                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.019653                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.017748                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.269766                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          662225     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1624      0.24%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            1240      0.19%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1100      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             420      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             370      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             109      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             101      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24              37      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              35      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       667280                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            3042861824                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              386247104                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              684134016                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             3429108992                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           831920128                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     6864.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1543.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  7735.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  1876.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       65.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   53.63                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.06                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 443266859566                       # Total gap between requests
system.mem_ctrls1.avgGap                     13315.60                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         1536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data        74368                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data     33510144                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    190014464                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    187354304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    184632640                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    186459904                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    186827072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    187936192                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    189610240                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    189776000                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    186828224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    188872256                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    188804544                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    188579712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    188186624                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    188671296                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    188172736                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data    188499136                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    684134016                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 3465.180943634736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 167772.510687648464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 4620.241258179648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 75598120.056807205081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 7507.892044541927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 428668294.054536819458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 7507.892044541927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 422667033.807779371738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 5486.536494088332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 416527021.940737247467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 6352.831729997016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 420649287.820808768272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 7507.892044541927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 421477610.448876738548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 7796.657123178155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 423979759.855259656906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 6064.066651360788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 427756373.936203598976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 6352.831729997016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 428130324.713037490845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 7219.126965905700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 421480209.334584474564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 7219.126965905700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 426091498.875326395035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 8662.952359086839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 425938742.148727834225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 6352.831729997016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 425431526.288103342056                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 6064.066651360788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 424544728.731611490250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 6064.066651360788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 425638137.701867520809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 5775.301572724559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 424513397.720579445362                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.inst 7219.126965905700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 425249748.671101808548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1543390725.999675273895                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           24                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data         1162                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data       553682                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      3329048                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      3330630                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      3314436                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      3315332                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      3303714                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      3305496                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      3311708                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      3326118                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      3288542                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      3312114                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      3319750                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      3320302                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      3316922                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      3309616                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      3301650                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data      3318794                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     12998752                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      1747904                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data    103275406                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      2647786                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data  49356570504                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      3930348                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 242109131242                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      4161060                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 239217303401                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      3648964                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 236151319431                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      6119438                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 238849059346                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      5214486                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 237987711191                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      3954072                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 239930048296                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      3464052                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 242628726548                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      3591380                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 241916305996                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      3685162                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 243444314987                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      4735400                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 240776254950                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      5256140                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 241061132563                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      3783766                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 240712424583                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      4137124                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 240932532891                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4255018                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 241974186255                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      2935046                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 241938989847                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.inst      4176410                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data 240772294686                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 12473661936030                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst     72829.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     88877.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst     82743.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     89142.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst     75583.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     72726.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst     80020.38                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     71823.44                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst     96025.37                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     71249.32                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst    139078.14                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     72043.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst    100278.58                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     72036.41                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst     73223.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     72585.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst     82477.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     73263.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst     81622.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     72732.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     73703.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     74028.04                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     94708.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     72695.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst     87602.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     72614.24                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst     85994.68                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     72497.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst     98502.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     72637.38                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst    101309.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     73112.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst     73376.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     73278.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.inst     83528.20                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     72548.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks    959604.58                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         67049540880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         35637645780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       161866734540                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       30137027940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    34990840560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    201193359420                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy       788492160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      531663641280                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1199.421040                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    469905466                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  14801540000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 427995450256                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         78858258360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         41914127970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       177602502000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       25662652740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    34990840560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    201183278970                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy       796985760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      561008646360                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1265.622702                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE    485293002                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  14801540000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 427980062720                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data      6277487                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus01.data       442094                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6719581                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data      6277487                       # number of overall hits
system.l2.overall_hits::.switch_cpus01.data       442094                       # number of overall hits
system.l2.overall_hits::total                 6719581                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           31                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data         1098                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus01.data      1187635                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188801                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           31                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data         1098                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus01.data      1187635                       # number of overall misses
system.l2.overall_misses::total               1188801                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      6095011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data    160175121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.inst      5785875                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus01.data 101102756784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     101274812791                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      6095011                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data    160175121                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.inst      5785875                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus01.data 101102756784                       # number of overall miss cycles
system.l2.overall_miss_latency::total    101274812791                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      6278585                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus01.data      1629729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7908382                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      6278585                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus01.data      1629729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7908382                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.000175                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus01.data     0.728732                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150322                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.000175                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus01.data     0.728732                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150322                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 196613.258065                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 145878.980874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.inst       156375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus01.data 85129.485729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85190.719718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 196613.258065                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 145878.980874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.inst       156375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus01.data 85129.485729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85190.719718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              516232                       # number of writebacks
system.l2.writebacks::total                    516232                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.inst           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data         1098                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus01.data      1187635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188801                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data         1098                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus01.data      1187635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188801                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      5830732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data    150797697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.inst      5468739                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus01.data  90942146246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  91104243414                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      5830732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data    150797697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.inst      5468739                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus01.data  90942146246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  91104243414                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.000175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus01.data     0.728732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150322                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.000175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus01.data     0.728732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150322                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 188088.129032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 137338.521858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.inst 147803.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus01.data 76574.154724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76635.402741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 188088.129032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 137338.521858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.inst 147803.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus01.data 76574.154724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76635.402741                       # average overall mshr miss latency
system.l2.replacements                         518166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2269254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2269254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2269254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2269254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_misses::.switch_cpus01.data       441363                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             441363                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus01.data  14192754903                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total  14192754903                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus01.data       441363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           441363                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus01.data 32156.648616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 32156.648616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus01.data       441363                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        441363                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus01.data  10428020636                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  10428020636                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 23626.857340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23626.857340                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus01.data       466538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           466538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus01.data  14481319559                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total  14481319559                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus01.data       466538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         466538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus01.data 31039.957215                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31039.957215                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus01.data       466538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       466538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus01.data  10706162481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10706162481                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus01.data 22948.103865                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22948.103865                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus01.data         2102                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total         2102                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus01.data   1162875477                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total   1162875477                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus01.data         2102                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total         2102                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus01.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus01.data 553223.347764                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 553223.347764                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus01.data         2102                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total         2102                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus01.data    931996183                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total    931996183                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus01.data 443385.434348                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 443385.434348                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data          240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus01.data          535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus01.data       539312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              539312                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus01.data  75767779155                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   75767779155                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data          240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus01.data       539847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            540087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus01.data     0.999009                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus01.data 140489.696419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 140489.696419                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus01.data       539312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         539312                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus01.data  71149664609                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  71149664609                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus01.data     0.999009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus01.data 131926.722582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 131926.722582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           31                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus01.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      6095011                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus01.inst      5785875                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11880886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           31                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus01.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus01.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 196613.258065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus01.inst       156375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 174718.911765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           31                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus01.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      5830732                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus01.inst      5468739                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11299471                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus01.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 188088.129032                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus01.inst 147803.756757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166168.691176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data      6277247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus01.data       441559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6718806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data         1098                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus01.data       648323                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          649421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data    160175121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus01.data  25334977629                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25495152750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      6278345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus01.data      1089882                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7368227                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.000175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus01.data     0.594856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 145878.980874                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus01.data 39077.709150                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 39258.281993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data         1098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus01.data       648323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       649421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data    150797697                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus01.data  19792481637                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19943279334                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.000175                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus01.data     0.594856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 137338.521858                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus01.data 30528.735888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 30709.323126                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus01.data           56                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus01.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus01.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus01.data           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus01.data      1143006                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1143006                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus01.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus01.data 20410.821429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20410.821429                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1401420454338                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32762.210507                       # Cycle average of tags in use
system.l2.tags.total_refs                    29063032                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1249128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.266656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.931384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data    2093.004481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data    1103.558786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     2.698532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data    69.995932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.inst     2.077273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus01.data 29477.944118                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.063873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.033678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.002136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.inst     0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus01.data     0.899595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32766                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        20925                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 259120600                       # Number of tag accesses
system.l2.tags.data_accesses                259120600                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
