#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001af076843f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001af07700fc0_0 .net "PC", 31 0, v000001af076f9330_0;  1 drivers
v000001af07701100_0 .var "clk", 0 0;
v000001af07701880_0 .net "clkout", 0 0, L_000001af07703110;  1 drivers
v000001af07702460_0 .net "cycles_consumed", 31 0, v000001af07700ca0_0;  1 drivers
v000001af07700de0_0 .var "rst", 0 0;
S_000001af076262a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001af076843f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001af0769f560 .param/l "RType" 0 4 2, C4<000000>;
P_000001af0769f598 .param/l "add" 0 4 5, C4<100000>;
P_000001af0769f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001af0769f608 .param/l "addu" 0 4 5, C4<100001>;
P_000001af0769f640 .param/l "and_" 0 4 5, C4<100100>;
P_000001af0769f678 .param/l "andi" 0 4 8, C4<001100>;
P_000001af0769f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001af0769f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001af0769f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001af0769f758 .param/l "j" 0 4 12, C4<000010>;
P_000001af0769f790 .param/l "jal" 0 4 12, C4<000011>;
P_000001af0769f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001af0769f800 .param/l "lw" 0 4 8, C4<100011>;
P_000001af0769f838 .param/l "nor_" 0 4 5, C4<100111>;
P_000001af0769f870 .param/l "or_" 0 4 5, C4<100101>;
P_000001af0769f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001af0769f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001af0769f918 .param/l "sll" 0 4 6, C4<000000>;
P_000001af0769f950 .param/l "slt" 0 4 5, C4<101010>;
P_000001af0769f988 .param/l "slti" 0 4 8, C4<101010>;
P_000001af0769f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001af0769f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001af0769fa30 .param/l "subu" 0 4 5, C4<100011>;
P_000001af0769fa68 .param/l "sw" 0 4 8, C4<101011>;
P_000001af0769faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001af0769fad8 .param/l "xori" 0 4 8, C4<001110>;
L_000001af07703340 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af077030a0 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af077037a0 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af07703180 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af07703960 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af077039d0 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af07703810 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af07702fc0 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af07703110 .functor OR 1, v000001af07701100_0, v000001af07689e70_0, C4<0>, C4<0>;
L_000001af07703650 .functor OR 1, L_000001af0774c630, L_000001af0774d490, C4<0>, C4<0>;
L_000001af07702d90 .functor AND 1, L_000001af0774d7b0, L_000001af0774c3b0, C4<1>, C4<1>;
L_000001af07703880 .functor NOT 1, v000001af07700de0_0, C4<0>, C4<0>, C4<0>;
L_000001af07702d20 .functor OR 1, L_000001af0774d990, L_000001af0774da30, C4<0>, C4<0>;
L_000001af07703a40 .functor OR 1, L_000001af07702d20, L_000001af0774dad0, C4<0>, C4<0>;
L_000001af077032d0 .functor OR 1, L_000001af0774c1d0, L_000001af0775f5f0, C4<0>, C4<0>;
L_000001af077031f0 .functor AND 1, L_000001af0774c130, L_000001af077032d0, C4<1>, C4<1>;
L_000001af077033b0 .functor OR 1, L_000001af0775f230, L_000001af0775ed30, C4<0>, C4<0>;
L_000001af077038f0 .functor AND 1, L_000001af0775f4b0, L_000001af077033b0, C4<1>, C4<1>;
L_000001af07703420 .functor NOT 1, L_000001af07703110, C4<0>, C4<0>, C4<0>;
v000001af076f8e30_0 .net "ALUOp", 3 0, v000001af0768a5f0_0;  1 drivers
v000001af076f8ed0_0 .net "ALUResult", 31 0, v000001af076f9c90_0;  1 drivers
v000001af076f8f70_0 .net "ALUSrc", 0 0, v000001af07689bf0_0;  1 drivers
v000001af076bd140_0 .net "ALUin2", 31 0, L_000001af0775f410;  1 drivers
v000001af076bcb00_0 .net "MemReadEn", 0 0, v000001af0768a2d0_0;  1 drivers
v000001af076bc420_0 .net "MemWriteEn", 0 0, v000001af07689c90_0;  1 drivers
v000001af076bcce0_0 .net "MemtoReg", 0 0, v000001af0768ab90_0;  1 drivers
v000001af076bc6a0_0 .net "PC", 31 0, v000001af076f9330_0;  alias, 1 drivers
v000001af076bc240_0 .net "PCPlus1", 31 0, L_000001af0774c590;  1 drivers
v000001af076bd280_0 .net "PCsrc", 0 0, v000001af076fa2d0_0;  1 drivers
v000001af076bc1a0_0 .net "RegDst", 0 0, v000001af0768a410_0;  1 drivers
v000001af076bd000_0 .net "RegWriteEn", 0 0, v000001af07689d30_0;  1 drivers
v000001af076bd320_0 .net "WriteRegister", 4 0, L_000001af0774d030;  1 drivers
v000001af076bca60_0 .net *"_ivl_0", 0 0, L_000001af07703340;  1 drivers
L_000001af07703cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001af076bda00_0 .net/2u *"_ivl_10", 4 0, L_000001af07703cc0;  1 drivers
L_000001af077040b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bbca0_0 .net *"_ivl_101", 15 0, L_000001af077040b0;  1 drivers
v000001af076bd500_0 .net *"_ivl_102", 31 0, L_000001af0774c810;  1 drivers
L_000001af077040f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bc880_0 .net *"_ivl_105", 25 0, L_000001af077040f8;  1 drivers
L_000001af07704140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bc2e0_0 .net/2u *"_ivl_106", 31 0, L_000001af07704140;  1 drivers
v000001af076bcba0_0 .net *"_ivl_108", 0 0, L_000001af0774d7b0;  1 drivers
L_000001af07704188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001af076bd780_0 .net/2u *"_ivl_110", 5 0, L_000001af07704188;  1 drivers
v000001af076bc380_0 .net *"_ivl_112", 0 0, L_000001af0774c3b0;  1 drivers
v000001af076bd6e0_0 .net *"_ivl_115", 0 0, L_000001af07702d90;  1 drivers
v000001af076bd820_0 .net *"_ivl_116", 47 0, L_000001af0774c450;  1 drivers
L_000001af077041d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bc4c0_0 .net *"_ivl_119", 15 0, L_000001af077041d0;  1 drivers
L_000001af07703d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af076bbd40_0 .net/2u *"_ivl_12", 5 0, L_000001af07703d08;  1 drivers
v000001af076bcc40_0 .net *"_ivl_120", 47 0, L_000001af0774ce50;  1 drivers
L_000001af07704218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bc560_0 .net *"_ivl_123", 15 0, L_000001af07704218;  1 drivers
v000001af076bcd80_0 .net *"_ivl_125", 0 0, L_000001af0774c4f0;  1 drivers
v000001af076bc600_0 .net *"_ivl_126", 31 0, L_000001af0774cbd0;  1 drivers
v000001af076bc740_0 .net *"_ivl_128", 47 0, L_000001af0774c6d0;  1 drivers
v000001af076bc7e0_0 .net *"_ivl_130", 47 0, L_000001af0774d530;  1 drivers
v000001af076bce20_0 .net *"_ivl_132", 47 0, L_000001af0774cef0;  1 drivers
v000001af076bcec0_0 .net *"_ivl_134", 47 0, L_000001af0774c770;  1 drivers
v000001af076bc920_0 .net *"_ivl_14", 0 0, L_000001af07701b00;  1 drivers
v000001af076bd1e0_0 .net *"_ivl_140", 0 0, L_000001af07703880;  1 drivers
L_000001af077042a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bbde0_0 .net/2u *"_ivl_142", 31 0, L_000001af077042a8;  1 drivers
L_000001af07704380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001af076bc100_0 .net/2u *"_ivl_146", 5 0, L_000001af07704380;  1 drivers
v000001af076bc9c0_0 .net *"_ivl_148", 0 0, L_000001af0774d990;  1 drivers
L_000001af077043c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001af076bd8c0_0 .net/2u *"_ivl_150", 5 0, L_000001af077043c8;  1 drivers
v000001af076bcf60_0 .net *"_ivl_152", 0 0, L_000001af0774da30;  1 drivers
v000001af076bd640_0 .net *"_ivl_155", 0 0, L_000001af07702d20;  1 drivers
L_000001af07704410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001af076bd3c0_0 .net/2u *"_ivl_156", 5 0, L_000001af07704410;  1 drivers
v000001af076bd0a0_0 .net *"_ivl_158", 0 0, L_000001af0774dad0;  1 drivers
L_000001af07703d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001af076bd460_0 .net/2u *"_ivl_16", 4 0, L_000001af07703d50;  1 drivers
v000001af076bd5a0_0 .net *"_ivl_161", 0 0, L_000001af07703a40;  1 drivers
L_000001af07704458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bbf20_0 .net/2u *"_ivl_162", 15 0, L_000001af07704458;  1 drivers
v000001af076bdaa0_0 .net *"_ivl_164", 31 0, L_000001af0774db70;  1 drivers
v000001af076bbfc0_0 .net *"_ivl_167", 0 0, L_000001af0774bcd0;  1 drivers
v000001af076bd960_0 .net *"_ivl_168", 15 0, L_000001af0774bd70;  1 drivers
v000001af076bbc00_0 .net *"_ivl_170", 31 0, L_000001af0774be10;  1 drivers
v000001af076bbe80_0 .net *"_ivl_174", 31 0, L_000001af0774bf50;  1 drivers
L_000001af077044a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076bc060_0 .net *"_ivl_177", 25 0, L_000001af077044a0;  1 drivers
L_000001af077044e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076ff730_0 .net/2u *"_ivl_178", 31 0, L_000001af077044e8;  1 drivers
v000001af07700090_0 .net *"_ivl_180", 0 0, L_000001af0774c130;  1 drivers
L_000001af07704530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af076ffe10_0 .net/2u *"_ivl_182", 5 0, L_000001af07704530;  1 drivers
v000001af077001d0_0 .net *"_ivl_184", 0 0, L_000001af0774c1d0;  1 drivers
L_000001af07704578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001af07700590_0 .net/2u *"_ivl_186", 5 0, L_000001af07704578;  1 drivers
v000001af076ff050_0 .net *"_ivl_188", 0 0, L_000001af0775f5f0;  1 drivers
v000001af07700950_0 .net *"_ivl_19", 4 0, L_000001af077020a0;  1 drivers
v000001af076ff7d0_0 .net *"_ivl_191", 0 0, L_000001af077032d0;  1 drivers
v000001af076ffcd0_0 .net *"_ivl_193", 0 0, L_000001af077031f0;  1 drivers
L_000001af077045c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af076ffb90_0 .net/2u *"_ivl_194", 5 0, L_000001af077045c0;  1 drivers
v000001af076ff4b0_0 .net *"_ivl_196", 0 0, L_000001af0775eb50;  1 drivers
L_000001af07704608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001af076ffaf0_0 .net/2u *"_ivl_198", 31 0, L_000001af07704608;  1 drivers
L_000001af07703c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af076ffd70_0 .net/2u *"_ivl_2", 5 0, L_000001af07703c78;  1 drivers
v000001af07700810_0 .net *"_ivl_20", 4 0, L_000001af07701ce0;  1 drivers
v000001af076ff410_0 .net *"_ivl_200", 31 0, L_000001af0775e470;  1 drivers
v000001af076fef10_0 .net *"_ivl_204", 31 0, L_000001af0775f0f0;  1 drivers
L_000001af07704650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076fec90_0 .net *"_ivl_207", 25 0, L_000001af07704650;  1 drivers
L_000001af07704698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076fff50_0 .net/2u *"_ivl_208", 31 0, L_000001af07704698;  1 drivers
v000001af076ff870_0 .net *"_ivl_210", 0 0, L_000001af0775f4b0;  1 drivers
L_000001af077046e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af076ffa50_0 .net/2u *"_ivl_212", 5 0, L_000001af077046e0;  1 drivers
v000001af076ff910_0 .net *"_ivl_214", 0 0, L_000001af0775f230;  1 drivers
L_000001af07704728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001af076ffff0_0 .net/2u *"_ivl_216", 5 0, L_000001af07704728;  1 drivers
v000001af076ff9b0_0 .net *"_ivl_218", 0 0, L_000001af0775ed30;  1 drivers
v000001af076ff0f0_0 .net *"_ivl_221", 0 0, L_000001af077033b0;  1 drivers
v000001af076ffc30_0 .net *"_ivl_223", 0 0, L_000001af077038f0;  1 drivers
L_000001af07704770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af076ffeb0_0 .net/2u *"_ivl_224", 5 0, L_000001af07704770;  1 drivers
v000001af077009f0_0 .net *"_ivl_226", 0 0, L_000001af0775f2d0;  1 drivers
v000001af076fed30_0 .net *"_ivl_228", 31 0, L_000001af0775f550;  1 drivers
v000001af076fedd0_0 .net *"_ivl_24", 0 0, L_000001af077037a0;  1 drivers
L_000001af07703d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001af07700a90_0 .net/2u *"_ivl_26", 4 0, L_000001af07703d98;  1 drivers
v000001af077008b0_0 .net *"_ivl_29", 4 0, L_000001af07702140;  1 drivers
v000001af07700130_0 .net *"_ivl_32", 0 0, L_000001af07703180;  1 drivers
L_000001af07703de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001af076ff190_0 .net/2u *"_ivl_34", 4 0, L_000001af07703de0;  1 drivers
v000001af076ff2d0_0 .net *"_ivl_37", 4 0, L_000001af077026e0;  1 drivers
v000001af07700b30_0 .net *"_ivl_40", 0 0, L_000001af07703960;  1 drivers
L_000001af07703e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076ff230_0 .net/2u *"_ivl_42", 15 0, L_000001af07703e28;  1 drivers
v000001af07700270_0 .net *"_ivl_45", 15 0, L_000001af0774d170;  1 drivers
v000001af07700310_0 .net *"_ivl_48", 0 0, L_000001af077039d0;  1 drivers
v000001af076ff370_0 .net *"_ivl_5", 5 0, L_000001af077011a0;  1 drivers
L_000001af07703e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af077003b0_0 .net/2u *"_ivl_50", 36 0, L_000001af07703e70;  1 drivers
L_000001af07703eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af07700450_0 .net/2u *"_ivl_52", 31 0, L_000001af07703eb8;  1 drivers
v000001af077004f0_0 .net *"_ivl_55", 4 0, L_000001af0774d210;  1 drivers
v000001af07700630_0 .net *"_ivl_56", 36 0, L_000001af0774ca90;  1 drivers
v000001af077006d0_0 .net *"_ivl_58", 36 0, L_000001af0774c310;  1 drivers
v000001af07700770_0 .net *"_ivl_62", 0 0, L_000001af07703810;  1 drivers
L_000001af07703f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001af076ff550_0 .net/2u *"_ivl_64", 5 0, L_000001af07703f00;  1 drivers
v000001af076fee70_0 .net *"_ivl_67", 5 0, L_000001af0774cb30;  1 drivers
v000001af076ff5f0_0 .net *"_ivl_70", 0 0, L_000001af07702fc0;  1 drivers
L_000001af07703f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076fefb0_0 .net/2u *"_ivl_72", 57 0, L_000001af07703f48;  1 drivers
L_000001af07703f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076ff690_0 .net/2u *"_ivl_74", 31 0, L_000001af07703f90;  1 drivers
v000001af07701a60_0 .net *"_ivl_77", 25 0, L_000001af0774cc70;  1 drivers
v000001af07701d80_0 .net *"_ivl_78", 57 0, L_000001af0774d2b0;  1 drivers
v000001af07702a00_0 .net *"_ivl_8", 0 0, L_000001af077030a0;  1 drivers
v000001af077012e0_0 .net *"_ivl_80", 57 0, L_000001af0774d350;  1 drivers
L_000001af07703fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001af07700f20_0 .net/2u *"_ivl_84", 31 0, L_000001af07703fd8;  1 drivers
L_000001af07704020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001af07701240_0 .net/2u *"_ivl_88", 5 0, L_000001af07704020;  1 drivers
v000001af07702820_0 .net *"_ivl_90", 0 0, L_000001af0774c630;  1 drivers
L_000001af07704068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001af077021e0_0 .net/2u *"_ivl_92", 5 0, L_000001af07704068;  1 drivers
v000001af07702780_0 .net *"_ivl_94", 0 0, L_000001af0774d490;  1 drivers
v000001af077028c0_0 .net *"_ivl_97", 0 0, L_000001af07703650;  1 drivers
v000001af077016a0_0 .net *"_ivl_98", 47 0, L_000001af0774d3f0;  1 drivers
v000001af07702b40_0 .net "adderResult", 31 0, L_000001af0774c950;  1 drivers
v000001af07701c40_0 .net "address", 31 0, L_000001af0774cd10;  1 drivers
v000001af07701560_0 .net "clk", 0 0, L_000001af07703110;  alias, 1 drivers
v000001af07700ca0_0 .var "cycles_consumed", 31 0;
v000001af07702960_0 .net "extImm", 31 0, L_000001af0774beb0;  1 drivers
v000001af07702000_0 .net "funct", 5 0, L_000001af0774cdb0;  1 drivers
v000001af07702500_0 .net "hlt", 0 0, v000001af07689e70_0;  1 drivers
v000001af07701740_0 .net "imm", 15 0, L_000001af0774c8b0;  1 drivers
v000001af07701f60_0 .net "immediate", 31 0, L_000001af0775ef10;  1 drivers
v000001af07701ba0_0 .net "input_clk", 0 0, v000001af07701100_0;  1 drivers
v000001af077014c0_0 .net "instruction", 31 0, L_000001af0774d670;  1 drivers
v000001af07702320_0 .net "memoryReadData", 31 0, v000001af076f89d0_0;  1 drivers
v000001af07700e80_0 .net "nextPC", 31 0, L_000001af0774cf90;  1 drivers
v000001af07701380_0 .net "opcode", 5 0, L_000001af07701920;  1 drivers
v000001af077019c0_0 .net "rd", 4 0, L_000001af07701e20;  1 drivers
v000001af077025a0_0 .net "readData1", 31 0, L_000001af07703b90;  1 drivers
v000001af07702aa0_0 .net "readData1_w", 31 0, L_000001af0775df70;  1 drivers
v000001af07702280_0 .net "readData2", 31 0, L_000001af07702cb0;  1 drivers
v000001af07701420_0 .net "rs", 4 0, L_000001af07702640;  1 drivers
v000001af07701ec0_0 .net "rst", 0 0, v000001af07700de0_0;  1 drivers
v000001af077017e0_0 .net "rt", 4 0, L_000001af0774d0d0;  1 drivers
v000001af07701060_0 .net "shamt", 31 0, L_000001af0774c270;  1 drivers
v000001af07700d40_0 .net "wire_instruction", 31 0, L_000001af07703570;  1 drivers
v000001af077023c0_0 .net "writeData", 31 0, L_000001af0775f690;  1 drivers
v000001af07701600_0 .net "zero", 0 0, L_000001af0775ded0;  1 drivers
L_000001af077011a0 .part L_000001af0774d670, 26, 6;
L_000001af07701920 .functor MUXZ 6, L_000001af077011a0, L_000001af07703c78, L_000001af07703340, C4<>;
L_000001af07701b00 .cmp/eq 6, L_000001af07701920, L_000001af07703d08;
L_000001af077020a0 .part L_000001af0774d670, 11, 5;
L_000001af07701ce0 .functor MUXZ 5, L_000001af077020a0, L_000001af07703d50, L_000001af07701b00, C4<>;
L_000001af07701e20 .functor MUXZ 5, L_000001af07701ce0, L_000001af07703cc0, L_000001af077030a0, C4<>;
L_000001af07702140 .part L_000001af0774d670, 21, 5;
L_000001af07702640 .functor MUXZ 5, L_000001af07702140, L_000001af07703d98, L_000001af077037a0, C4<>;
L_000001af077026e0 .part L_000001af0774d670, 16, 5;
L_000001af0774d0d0 .functor MUXZ 5, L_000001af077026e0, L_000001af07703de0, L_000001af07703180, C4<>;
L_000001af0774d170 .part L_000001af0774d670, 0, 16;
L_000001af0774c8b0 .functor MUXZ 16, L_000001af0774d170, L_000001af07703e28, L_000001af07703960, C4<>;
L_000001af0774d210 .part L_000001af0774d670, 6, 5;
L_000001af0774ca90 .concat [ 5 32 0 0], L_000001af0774d210, L_000001af07703eb8;
L_000001af0774c310 .functor MUXZ 37, L_000001af0774ca90, L_000001af07703e70, L_000001af077039d0, C4<>;
L_000001af0774c270 .part L_000001af0774c310, 0, 32;
L_000001af0774cb30 .part L_000001af0774d670, 0, 6;
L_000001af0774cdb0 .functor MUXZ 6, L_000001af0774cb30, L_000001af07703f00, L_000001af07703810, C4<>;
L_000001af0774cc70 .part L_000001af0774d670, 0, 26;
L_000001af0774d2b0 .concat [ 26 32 0 0], L_000001af0774cc70, L_000001af07703f90;
L_000001af0774d350 .functor MUXZ 58, L_000001af0774d2b0, L_000001af07703f48, L_000001af07702fc0, C4<>;
L_000001af0774cd10 .part L_000001af0774d350, 0, 32;
L_000001af0774c590 .arith/sum 32, v000001af076f9330_0, L_000001af07703fd8;
L_000001af0774c630 .cmp/eq 6, L_000001af07701920, L_000001af07704020;
L_000001af0774d490 .cmp/eq 6, L_000001af07701920, L_000001af07704068;
L_000001af0774d3f0 .concat [ 32 16 0 0], L_000001af0774cd10, L_000001af077040b0;
L_000001af0774c810 .concat [ 6 26 0 0], L_000001af07701920, L_000001af077040f8;
L_000001af0774d7b0 .cmp/eq 32, L_000001af0774c810, L_000001af07704140;
L_000001af0774c3b0 .cmp/eq 6, L_000001af0774cdb0, L_000001af07704188;
L_000001af0774c450 .concat [ 32 16 0 0], L_000001af07703b90, L_000001af077041d0;
L_000001af0774ce50 .concat [ 32 16 0 0], v000001af076f9330_0, L_000001af07704218;
L_000001af0774c4f0 .part L_000001af0774c8b0, 15, 1;
LS_000001af0774cbd0_0_0 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_4 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_8 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_12 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_16 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_20 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_24 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_0_28 .concat [ 1 1 1 1], L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0, L_000001af0774c4f0;
LS_000001af0774cbd0_1_0 .concat [ 4 4 4 4], LS_000001af0774cbd0_0_0, LS_000001af0774cbd0_0_4, LS_000001af0774cbd0_0_8, LS_000001af0774cbd0_0_12;
LS_000001af0774cbd0_1_4 .concat [ 4 4 4 4], LS_000001af0774cbd0_0_16, LS_000001af0774cbd0_0_20, LS_000001af0774cbd0_0_24, LS_000001af0774cbd0_0_28;
L_000001af0774cbd0 .concat [ 16 16 0 0], LS_000001af0774cbd0_1_0, LS_000001af0774cbd0_1_4;
L_000001af0774c6d0 .concat [ 16 32 0 0], L_000001af0774c8b0, L_000001af0774cbd0;
L_000001af0774d530 .arith/sum 48, L_000001af0774ce50, L_000001af0774c6d0;
L_000001af0774cef0 .functor MUXZ 48, L_000001af0774d530, L_000001af0774c450, L_000001af07702d90, C4<>;
L_000001af0774c770 .functor MUXZ 48, L_000001af0774cef0, L_000001af0774d3f0, L_000001af07703650, C4<>;
L_000001af0774c950 .part L_000001af0774c770, 0, 32;
L_000001af0774cf90 .functor MUXZ 32, L_000001af0774c590, L_000001af0774c950, v000001af076fa2d0_0, C4<>;
L_000001af0774d670 .functor MUXZ 32, L_000001af07703570, L_000001af077042a8, L_000001af07703880, C4<>;
L_000001af0774d990 .cmp/eq 6, L_000001af07701920, L_000001af07704380;
L_000001af0774da30 .cmp/eq 6, L_000001af07701920, L_000001af077043c8;
L_000001af0774dad0 .cmp/eq 6, L_000001af07701920, L_000001af07704410;
L_000001af0774db70 .concat [ 16 16 0 0], L_000001af0774c8b0, L_000001af07704458;
L_000001af0774bcd0 .part L_000001af0774c8b0, 15, 1;
LS_000001af0774bd70_0_0 .concat [ 1 1 1 1], L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0;
LS_000001af0774bd70_0_4 .concat [ 1 1 1 1], L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0;
LS_000001af0774bd70_0_8 .concat [ 1 1 1 1], L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0;
LS_000001af0774bd70_0_12 .concat [ 1 1 1 1], L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0, L_000001af0774bcd0;
L_000001af0774bd70 .concat [ 4 4 4 4], LS_000001af0774bd70_0_0, LS_000001af0774bd70_0_4, LS_000001af0774bd70_0_8, LS_000001af0774bd70_0_12;
L_000001af0774be10 .concat [ 16 16 0 0], L_000001af0774c8b0, L_000001af0774bd70;
L_000001af0774beb0 .functor MUXZ 32, L_000001af0774be10, L_000001af0774db70, L_000001af07703a40, C4<>;
L_000001af0774bf50 .concat [ 6 26 0 0], L_000001af07701920, L_000001af077044a0;
L_000001af0774c130 .cmp/eq 32, L_000001af0774bf50, L_000001af077044e8;
L_000001af0774c1d0 .cmp/eq 6, L_000001af0774cdb0, L_000001af07704530;
L_000001af0775f5f0 .cmp/eq 6, L_000001af0774cdb0, L_000001af07704578;
L_000001af0775eb50 .cmp/eq 6, L_000001af07701920, L_000001af077045c0;
L_000001af0775e470 .functor MUXZ 32, L_000001af0774beb0, L_000001af07704608, L_000001af0775eb50, C4<>;
L_000001af0775ef10 .functor MUXZ 32, L_000001af0775e470, L_000001af0774c270, L_000001af077031f0, C4<>;
L_000001af0775f0f0 .concat [ 6 26 0 0], L_000001af07701920, L_000001af07704650;
L_000001af0775f4b0 .cmp/eq 32, L_000001af0775f0f0, L_000001af07704698;
L_000001af0775f230 .cmp/eq 6, L_000001af0774cdb0, L_000001af077046e0;
L_000001af0775ed30 .cmp/eq 6, L_000001af0774cdb0, L_000001af07704728;
L_000001af0775f2d0 .cmp/eq 6, L_000001af07701920, L_000001af07704770;
L_000001af0775f550 .functor MUXZ 32, L_000001af07703b90, v000001af076f9330_0, L_000001af0775f2d0, C4<>;
L_000001af0775df70 .functor MUXZ 32, L_000001af0775f550, L_000001af07702cb0, L_000001af077038f0, C4<>;
S_000001af07626430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001af076915d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001af07703260 .functor NOT 1, v000001af07689bf0_0, C4<0>, C4<0>, C4<0>;
v000001af0768a550_0 .net *"_ivl_0", 0 0, L_000001af07703260;  1 drivers
v000001af0768a230_0 .net "in1", 31 0, L_000001af07702cb0;  alias, 1 drivers
v000001af07689650_0 .net "in2", 31 0, L_000001af0775ef10;  alias, 1 drivers
v000001af07689b50_0 .net "out", 31 0, L_000001af0775f410;  alias, 1 drivers
v000001af076896f0_0 .net "s", 0 0, v000001af07689bf0_0;  alias, 1 drivers
L_000001af0775f410 .functor MUXZ 32, L_000001af0775ef10, L_000001af07702cb0, L_000001af07703260, C4<>;
S_000001af073169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001af076f80a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001af076f80d8 .param/l "add" 0 4 5, C4<100000>;
P_000001af076f8110 .param/l "addi" 0 4 8, C4<001000>;
P_000001af076f8148 .param/l "addu" 0 4 5, C4<100001>;
P_000001af076f8180 .param/l "and_" 0 4 5, C4<100100>;
P_000001af076f81b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001af076f81f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001af076f8228 .param/l "bne" 0 4 10, C4<000101>;
P_000001af076f8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001af076f8298 .param/l "j" 0 4 12, C4<000010>;
P_000001af076f82d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001af076f8308 .param/l "jr" 0 4 6, C4<001000>;
P_000001af076f8340 .param/l "lw" 0 4 8, C4<100011>;
P_000001af076f8378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001af076f83b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001af076f83e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001af076f8420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001af076f8458 .param/l "sll" 0 4 6, C4<000000>;
P_000001af076f8490 .param/l "slt" 0 4 5, C4<101010>;
P_000001af076f84c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001af076f8500 .param/l "srl" 0 4 6, C4<000010>;
P_000001af076f8538 .param/l "sub" 0 4 5, C4<100010>;
P_000001af076f8570 .param/l "subu" 0 4 5, C4<100011>;
P_000001af076f85a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001af076f85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001af076f8618 .param/l "xori" 0 4 8, C4<001110>;
v000001af0768a5f0_0 .var "ALUOp", 3 0;
v000001af07689bf0_0 .var "ALUSrc", 0 0;
v000001af0768a2d0_0 .var "MemReadEn", 0 0;
v000001af07689c90_0 .var "MemWriteEn", 0 0;
v000001af0768ab90_0 .var "MemtoReg", 0 0;
v000001af0768a410_0 .var "RegDst", 0 0;
v000001af07689d30_0 .var "RegWriteEn", 0 0;
v000001af07689dd0_0 .net "funct", 5 0, L_000001af0774cdb0;  alias, 1 drivers
v000001af07689e70_0 .var "hlt", 0 0;
v000001af0768aaf0_0 .net "opcode", 5 0, L_000001af07701920;  alias, 1 drivers
v000001af07689fb0_0 .net "rst", 0 0, v000001af07700de0_0;  alias, 1 drivers
E_000001af07691f10 .event anyedge, v000001af07689fb0_0, v000001af0768aaf0_0, v000001af07689dd0_0;
S_000001af07316b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001af07692250 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001af07703570 .functor BUFZ 32, L_000001af0774d850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001af0768a730_0 .net "Data_Out", 31 0, L_000001af07703570;  alias, 1 drivers
v000001af0768a7d0 .array "InstMem", 0 1023, 31 0;
v000001af0768a870_0 .net *"_ivl_0", 31 0, L_000001af0774d850;  1 drivers
v000001af0768a910_0 .net *"_ivl_3", 9 0, L_000001af0774d5d0;  1 drivers
v000001af0768a050_0 .net *"_ivl_4", 11 0, L_000001af0774c9f0;  1 drivers
L_000001af07704260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af0768a9b0_0 .net *"_ivl_7", 1 0, L_000001af07704260;  1 drivers
v000001af0768aa50_0 .net "addr", 31 0, v000001af076f9330_0;  alias, 1 drivers
v000001af0768ac30_0 .var/i "i", 31 0;
L_000001af0774d850 .array/port v000001af0768a7d0, L_000001af0774c9f0;
L_000001af0774d5d0 .part v000001af076f9330_0, 0, 10;
L_000001af0774c9f0 .concat [ 10 2 0 0], L_000001af0774d5d0, L_000001af07704260;
S_000001af07624950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001af07703b90 .functor BUFZ 32, L_000001af0774bff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001af07702cb0 .functor BUFZ 32, L_000001af0774c090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001af0768ae10_0 .net *"_ivl_0", 31 0, L_000001af0774bff0;  1 drivers
v000001af0768af50_0 .net *"_ivl_10", 6 0, L_000001af0774d8f0;  1 drivers
L_000001af07704338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af07667890_0 .net *"_ivl_13", 1 0, L_000001af07704338;  1 drivers
v000001af07668330_0 .net *"_ivl_2", 6 0, L_000001af0774d710;  1 drivers
L_000001af077042f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001af076f93d0_0 .net *"_ivl_5", 1 0, L_000001af077042f0;  1 drivers
v000001af076f9470_0 .net *"_ivl_8", 31 0, L_000001af0774c090;  1 drivers
v000001af076f9150_0 .net "clk", 0 0, L_000001af07703110;  alias, 1 drivers
v000001af076f8890_0 .var/i "i", 31 0;
v000001af076f95b0_0 .net "readData1", 31 0, L_000001af07703b90;  alias, 1 drivers
v000001af076f8c50_0 .net "readData2", 31 0, L_000001af07702cb0;  alias, 1 drivers
v000001af076f9970_0 .net "readRegister1", 4 0, L_000001af07702640;  alias, 1 drivers
v000001af076f91f0_0 .net "readRegister2", 4 0, L_000001af0774d0d0;  alias, 1 drivers
v000001af076f9510 .array "registers", 31 0, 31 0;
v000001af076f86b0_0 .net "rst", 0 0, v000001af07700de0_0;  alias, 1 drivers
v000001af076f87f0_0 .net "we", 0 0, v000001af07689d30_0;  alias, 1 drivers
v000001af076f9fb0_0 .net "writeData", 31 0, L_000001af0775f690;  alias, 1 drivers
v000001af076f9290_0 .net "writeRegister", 4 0, L_000001af0774d030;  alias, 1 drivers
E_000001af07691610/0 .event negedge, v000001af07689fb0_0;
E_000001af07691610/1 .event posedge, v000001af076f9150_0;
E_000001af07691610 .event/or E_000001af07691610/0, E_000001af07691610/1;
L_000001af0774bff0 .array/port v000001af076f9510, L_000001af0774d710;
L_000001af0774d710 .concat [ 5 2 0 0], L_000001af07702640, L_000001af077042f0;
L_000001af0774c090 .array/port v000001af076f9510, L_000001af0774d8f0;
L_000001af0774d8f0 .concat [ 5 2 0 0], L_000001af0774d0d0, L_000001af07704338;
S_000001af07624ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001af07624950;
 .timescale 0 0;
v000001af0768ad70_0 .var/i "i", 31 0;
S_000001af0760eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001af07692190 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001af07702e70 .functor NOT 1, v000001af0768a410_0, C4<0>, C4<0>, C4<0>;
v000001af076f8750_0 .net *"_ivl_0", 0 0, L_000001af07702e70;  1 drivers
v000001af076f98d0_0 .net "in1", 4 0, L_000001af0774d0d0;  alias, 1 drivers
v000001af076f8930_0 .net "in2", 4 0, L_000001af07701e20;  alias, 1 drivers
v000001af076f9830_0 .net "out", 4 0, L_000001af0774d030;  alias, 1 drivers
v000001af076f9f10_0 .net "s", 0 0, v000001af0768a410_0;  alias, 1 drivers
L_000001af0774d030 .functor MUXZ 5, L_000001af07701e20, L_000001af0774d0d0, L_000001af07702e70, C4<>;
S_000001af0760ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001af07692050 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001af07703ab0 .functor NOT 1, v000001af0768ab90_0, C4<0>, C4<0>, C4<0>;
v000001af076fa050_0 .net *"_ivl_0", 0 0, L_000001af07703ab0;  1 drivers
v000001af076fa190_0 .net "in1", 31 0, v000001af076f9c90_0;  alias, 1 drivers
v000001af076f9650_0 .net "in2", 31 0, v000001af076f89d0_0;  alias, 1 drivers
v000001af076fa230_0 .net "out", 31 0, L_000001af0775f690;  alias, 1 drivers
v000001af076fa4b0_0 .net "s", 0 0, v000001af0768ab90_0;  alias, 1 drivers
L_000001af0775f690 .functor MUXZ 32, v000001af076f89d0_0, v000001af076f9c90_0, L_000001af07703ab0, C4<>;
S_000001af07654790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001af07654920 .param/l "ADD" 0 9 12, C4<0000>;
P_000001af07654958 .param/l "AND" 0 9 12, C4<0010>;
P_000001af07654990 .param/l "NOR" 0 9 12, C4<0101>;
P_000001af076549c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001af07654a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000001af07654a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000001af07654a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000001af07654aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001af07654ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001af07654b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001af07654b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001af07654b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001af077047b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001af076fa0f0_0 .net/2u *"_ivl_0", 31 0, L_000001af077047b8;  1 drivers
v000001af076f9a10_0 .net "opSel", 3 0, v000001af0768a5f0_0;  alias, 1 drivers
v000001af076f9010_0 .net "operand1", 31 0, L_000001af0775df70;  alias, 1 drivers
v000001af076f9ab0_0 .net "operand2", 31 0, L_000001af0775f410;  alias, 1 drivers
v000001af076f9c90_0 .var "result", 31 0;
v000001af076f9b50_0 .net "zero", 0 0, L_000001af0775ded0;  alias, 1 drivers
E_000001af07692090 .event anyedge, v000001af0768a5f0_0, v000001af076f9010_0, v000001af07689b50_0;
L_000001af0775ded0 .cmp/eq 32, v000001af076f9c90_0, L_000001af077047b8;
S_000001af0763fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001af076fa670 .param/l "RType" 0 4 2, C4<000000>;
P_000001af076fa6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001af076fa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001af076fa718 .param/l "addu" 0 4 5, C4<100001>;
P_000001af076fa750 .param/l "and_" 0 4 5, C4<100100>;
P_000001af076fa788 .param/l "andi" 0 4 8, C4<001100>;
P_000001af076fa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001af076fa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001af076fa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001af076fa868 .param/l "j" 0 4 12, C4<000010>;
P_000001af076fa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001af076fa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001af076fa910 .param/l "lw" 0 4 8, C4<100011>;
P_000001af076fa948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001af076fa980 .param/l "or_" 0 4 5, C4<100101>;
P_000001af076fa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001af076fa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001af076faa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001af076faa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001af076faa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001af076faad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001af076fab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001af076fab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001af076fab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001af076fabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001af076fabe8 .param/l "xori" 0 4 8, C4<001110>;
v000001af076fa2d0_0 .var "PCsrc", 0 0;
v000001af076f8d90_0 .net "funct", 5 0, L_000001af0774cdb0;  alias, 1 drivers
v000001af076f9bf0_0 .net "opcode", 5 0, L_000001af07701920;  alias, 1 drivers
v000001af076f96f0_0 .net "operand1", 31 0, L_000001af07703b90;  alias, 1 drivers
v000001af076f9790_0 .net "operand2", 31 0, L_000001af0775f410;  alias, 1 drivers
v000001af076f9d30_0 .net "rst", 0 0, v000001af07700de0_0;  alias, 1 drivers
E_000001af07692550/0 .event anyedge, v000001af07689fb0_0, v000001af0768aaf0_0, v000001af076f95b0_0, v000001af07689b50_0;
E_000001af07692550/1 .event anyedge, v000001af07689dd0_0;
E_000001af07692550 .event/or E_000001af07692550/0, E_000001af07692550/1;
S_000001af0763ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001af076f9dd0 .array "DataMem", 0 1023, 31 0;
v000001af076f9e70_0 .net "address", 31 0, v000001af076f9c90_0;  alias, 1 drivers
v000001af076fa370_0 .net "clock", 0 0, L_000001af07703420;  1 drivers
v000001af076fa410_0 .net "data", 31 0, L_000001af07702cb0;  alias, 1 drivers
v000001af076fa550_0 .var/i "i", 31 0;
v000001af076f89d0_0 .var "q", 31 0;
v000001af076f90b0_0 .net "rden", 0 0, v000001af0768a2d0_0;  alias, 1 drivers
v000001af076f8a70_0 .net "wren", 0 0, v000001af07689c90_0;  alias, 1 drivers
E_000001af07691690 .event posedge, v000001af076fa370_0;
S_000001af07638be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001af076262a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001af07692310 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001af076f8b10_0 .net "PCin", 31 0, L_000001af0774cf90;  alias, 1 drivers
v000001af076f9330_0 .var "PCout", 31 0;
v000001af076f8bb0_0 .net "clk", 0 0, L_000001af07703110;  alias, 1 drivers
v000001af076f8cf0_0 .net "rst", 0 0, v000001af07700de0_0;  alias, 1 drivers
    .scope S_000001af0763fe40;
T_0 ;
    %wait E_000001af07692550;
    %load/vec4 v000001af076f9d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af076fa2d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001af076f9bf0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001af076f96f0_0;
    %load/vec4 v000001af076f9790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001af076f9bf0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001af076f96f0_0;
    %load/vec4 v000001af076f9790_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001af076f9bf0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001af076f9bf0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001af076f9bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001af076f8d90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001af076fa2d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001af07638be0;
T_1 ;
    %wait E_000001af07691610;
    %load/vec4 v000001af076f8cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001af076f9330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001af076f8b10_0;
    %assign/vec4 v000001af076f9330_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001af07316b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af0768ac30_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001af0768ac30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001af0768ac30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %load/vec4 v000001af0768ac30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af0768ac30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af0768a7d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001af073169c0;
T_3 ;
    %wait E_000001af07691f10;
    %load/vec4 v000001af07689fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001af07689e70_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af07689c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af0768ab90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001af0768a2d0_0, 0;
    %assign/vec4 v000001af0768a410_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001af07689e70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001af0768a5f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001af07689bf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af07689d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af07689c90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af0768ab90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001af0768a2d0_0, 0, 1;
    %store/vec4 v000001af0768a410_0, 0, 1;
    %load/vec4 v000001af0768aaf0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689e70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af0768a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %load/vec4 v000001af07689dd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af0768a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af0768a410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af0768a2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af0768ab90_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af07689bf0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001af0768a5f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001af07624950;
T_4 ;
    %wait E_000001af07691610;
    %fork t_1, S_000001af07624ae0;
    %jmp t_0;
    .scope S_000001af07624ae0;
t_1 ;
    %load/vec4 v000001af076f86b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af0768ad70_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001af0768ad70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001af0768ad70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9510, 0, 4;
    %load/vec4 v000001af0768ad70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af0768ad70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001af076f87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001af076f9fb0_0;
    %load/vec4 v000001af076f9290_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9510, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9510, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001af07624950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001af07624950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af076f8890_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001af076f8890_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001af076f8890_0;
    %ix/getv/s 4, v000001af076f8890_0;
    %load/vec4a v000001af076f9510, 4;
    %ix/getv/s 4, v000001af076f8890_0;
    %load/vec4a v000001af076f9510, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001af076f8890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af076f8890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001af07654790;
T_6 ;
    %wait E_000001af07692090;
    %load/vec4 v000001af076f9a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %add;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %sub;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %and;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %or;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %xor;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %or;
    %inv;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001af076f9010_0;
    %load/vec4 v000001af076f9ab0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001af076f9ab0_0;
    %load/vec4 v000001af076f9010_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001af076f9010_0;
    %ix/getv 4, v000001af076f9ab0_0;
    %shiftl 4;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001af076f9010_0;
    %ix/getv 4, v000001af076f9ab0_0;
    %shiftr 4;
    %assign/vec4 v000001af076f9c90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001af0763ffd0;
T_7 ;
    %wait E_000001af07691690;
    %load/vec4 v000001af076f90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001af076f9e70_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001af076f9dd0, 4;
    %assign/vec4 v000001af076f89d0_0, 0;
T_7.0 ;
    %load/vec4 v000001af076f8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001af076fa410_0;
    %ix/getv 3, v000001af076f9e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001af0763ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af076fa550_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001af076fa550_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001af076fa550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %load/vec4 v000001af076fa550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af076fa550_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af076f9dd0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001af0763ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af076fa550_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001af076fa550_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001af076fa550_0;
    %load/vec4a v000001af076f9dd0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001af076fa550_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001af076fa550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af076fa550_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001af076262a0;
T_10 ;
    %wait E_000001af07691610;
    %load/vec4 v000001af07701ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001af07700ca0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001af07700ca0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001af07700ca0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001af076843f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af07701100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af07700de0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001af076843f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001af07701100_0;
    %inv;
    %assign/vec4 v000001af07701100_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001af076843f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af07700de0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af07700de0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001af07702460_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
