/**
 * Verilog intermediate code representation classes
 */
package de.neemann.digital.hdl.verilog.ir;
