--Marvin Perzi
--8.1.2021

LIBRARY ieee;
USE ieee.std_logic_1164.all; 

LIBRARY work;

ENTITY EdgeDetection IS 
	PORT
	(
		CLk :  IN  STD_LOGIC;
		RESET :  IN  STD_LOGIC;
		sigIn :  OUT  STD_LOGIC;
		pulseOut :  OUT  STD_LOGIC
	);
END EdgeDetection;

ARCHITECTURE EdgeDetection_arch OF EdgeDetection IS 
	PROCESS(CLk,RESET,SYNTHESIZED_WIRE_1)
		BEGIN
		IF (RESET = '0') THEN
			SYNTHESIZED_WIRE_4 <= '0';
		ELSIF (SYNTHESIZED_WIRE_1 = '0') THEN
			SYNTHESIZED_WIRE_4 <= '1';
		ELSIF (RISING_EDGE(CLk)) THEN
			SYNTHESIZED_WIRE_4 <= SYNTHESIZED_WIRE_0;
		END IF;
	END PROCESS;