module MUX4_to_1(input a,input b,input c,input d,input wire [1:0]sel,output reg q);

	always @(*) begin
	
		case (sel)
		
			2'b00: begin
				q <= a;
			
			end
			
			
			2'b01: begin
				q<=b;
			
			end
			
			
			2'b10: begin
				q<=c;
			
			end
	
			
			2'b11: begin
				q<=d;
				
			end
			
		endcase
	


endmodule
