0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0018: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x001b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0030: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0033: mov_imm:
	regs[5] = 0x817c7610, opcode= 0x0a
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x005b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0060: mov_imm:
	regs[5] = 0x9b00c316, opcode= 0x0a
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0070: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x008d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0090: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0093: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x009c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x009f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x00a2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x00a5: mov_imm:
	regs[5] = 0xa4ef6cd1, opcode= 0x0a
0x00ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00ae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00b7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x00ba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x00c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00c9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x00cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x00cf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00d8: mov_imm:
	regs[5] = 0x192dc5e4, opcode= 0x0a
0x00de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x00e1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x00e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x00ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x00f1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x00f6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x00f9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x00fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0105: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0108: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x010b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0114: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0117: mov_imm:
	regs[5] = 0x26212e4c, opcode= 0x0a
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0123: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0126: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0129: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x012c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0135: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x013e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0141: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0144: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0147: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x014a: mov_imm:
	regs[5] = 0x3ac0d551, opcode= 0x0a
0x0150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0153: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x015c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0162: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x016c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0171: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0178: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x017d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0181: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0186: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x018f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0192: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0196: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x019b: mov_imm:
	regs[5] = 0x76220b8, opcode= 0x0a
0x01a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01a4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x01aa: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x01b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01b9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x01c5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01ce: mov_imm:
	regs[5] = 0x31697607, opcode= 0x0a
0x01d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x01d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01dd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x01e0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x01e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x01f2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x01fb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0204: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x020d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0210: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0219: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x021c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x021f: mov_imm:
	regs[5] = 0x39cc6ce4, opcode= 0x0a
0x0225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0228: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0231: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0234: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0238: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x023d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0240: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0249: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x024c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x024f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0252: mov_imm:
	regs[5] = 0x1d5a571c, opcode= 0x0a
0x0258: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x025b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x025e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0264: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0270: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0274: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0279: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0288: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x028b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x028e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0291: mov_imm:
	regs[5] = 0x4148409, opcode= 0x0a
0x0297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x029a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x029d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x02a0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x02a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02af: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x02bc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02c1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02ca: mov_imm:
	regs[5] = 0x3a460ec8, opcode= 0x0a
0x02d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x02dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x02e3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02e8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x02ee: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x02f7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x02fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x02fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0300: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0306: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0309: mov_imm:
	regs[5] = 0x16432448, opcode= 0x0a
0x030f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0312: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0315: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0318: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x031b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0324: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0328: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x032d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0333: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0336: mov_imm:
	regs[5] = 0xfbc8c134, opcode= 0x0a
0x033c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x033f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0348: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x034e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0355: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x035a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x035d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0360: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0366: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x036c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x036f: mov_imm:
	regs[5] = 0x6a3075d5, opcode= 0x0a
0x0375: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0378: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x037b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x037e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0381: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x038a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x038d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0390: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0393: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0396: mov_imm:
	regs[5] = 0x50522cb, opcode= 0x0a
0x039c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x039f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x03a2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x03a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x03ae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x03b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03b7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x03ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03c0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x03c6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x03c9: mov_imm:
	regs[5] = 0x6bc20015, opcode= 0x0a
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03d2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x03d5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x03d8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x03db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x03de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03e2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03e7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x03ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x03f3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x03f6: mov_imm:
	regs[5] = 0xda5ec88c, opcode= 0x0a
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0402: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0408: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x040e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0411: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x041d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0420: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0429: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x042c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x042f: mov_imm:
	regs[5] = 0xcef3efa2, opcode= 0x0a
0x0435: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x043e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0447: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x044a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x044d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0456: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0459: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x045c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0460: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0465: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0468: mov_imm:
	regs[5] = 0x3f93e09, opcode= 0x0a
0x046e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0471: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0474: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x047a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0486: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0489: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x048d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0495: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0498: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x049b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x049e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x04a1: mov_imm:
	regs[5] = 0xa4f5b1ee, opcode= 0x0a
0x04a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04aa: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x04ad: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04b6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x04ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04cb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x04ce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x04d1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x04d4: mov_imm:
	regs[5] = 0xd1f6215f, opcode= 0x0a
0x04da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x04de: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04e3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x04e6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x04ec: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x04f2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x04f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x04fb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0504: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0507: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x050a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0516: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0519: mov_imm:
	regs[5] = 0xdc73f75a, opcode= 0x0a
0x051f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0523: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0528: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x052b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x052e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0532: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x053a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x053d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0540: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0543: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x054c: mov_imm:
	regs[5] = 0xef99823, opcode= 0x0a
0x0552: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0555: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x055e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0564: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x056a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x056d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0570: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0574: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x057c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0580: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x058e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0592: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0597: mov_imm:
	regs[5] = 0xd1885f7e, opcode= 0x0a
0x059d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05a0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x05a4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05a9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x05ac: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x05af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x05ca: mov_imm:
	regs[5] = 0x873858eb, opcode= 0x0a
0x05d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x05d3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x05e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x05e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x05ee: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x05f1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x05f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x05f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05fa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x05fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0600: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0603: mov_imm:
	regs[5] = 0x1f70afde, opcode= 0x0a
0x060a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x060f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0612: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0615: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x061e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x062a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x062d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0633: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0636: mov_imm:
	regs[5] = 0x81ec234e, opcode= 0x0a
0x063c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x063f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0642: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0648: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x064e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0657: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x065a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x065d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0660: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x066d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0672: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0676: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x067b: mov_imm:
	regs[5] = 0xba73efef, opcode= 0x0a
0x0682: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x068e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0693: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0696: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x069f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06ab: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06b1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x06b4: mov_imm:
	regs[5] = 0x6e0ac684, opcode= 0x0a
0x06ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06bd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x06c0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x06c6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06de: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x06e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x06e4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x06ed: mov_imm:
	regs[5] = 0x83ffa822, opcode= 0x0a
0x06f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x06f6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x06f9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x06fc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x070b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0714: mov_imm:
	regs[5] = 0x3f6342e0, opcode= 0x0a
0x071a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x071d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0720: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0726: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x072c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x072f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0732: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0735: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0739: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x073e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0750: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0753: mov_imm:
	regs[5] = 0x4e824271, opcode= 0x0a
0x0759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x075c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0760: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0765: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0769: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x076e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0777: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x077a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x077d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0781: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0786: mov_imm:
	regs[5] = 0x72ec7a85, opcode= 0x0a
0x078c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x078f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0792: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0798: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x079e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x07a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x07a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07aa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07b0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x07b3: mov_imm:
	regs[5] = 0xcdd7ce30, opcode= 0x0a
0x07b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07bc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x07bf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x07c2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x07c5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x07c9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07d7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x07e3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x07e6: mov_imm:
	regs[5] = 0xc655c52, opcode= 0x0a
0x07ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x07ef: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x07f8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x07fe: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0804: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0807: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0810: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0814: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0819: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x081d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0822: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0825: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0828: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x082b: mov_imm:
	regs[5] = 0xb7ffae94, opcode= 0x0a
0x0831: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0834: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0838: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x083d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0840: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0843: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0846: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0849: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x084c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x084f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0858: mov_imm:
	regs[5] = 0xf8820770, opcode= 0x0a
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0864: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0867: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x086a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0870: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0882: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0886: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x088e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x089a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08a3: mov_imm:
	regs[5] = 0xc3481980, opcode= 0x0a
0x08a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x08af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x08b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x08b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x08c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08d0: mov_imm:
	regs[5] = 0x51b464e3, opcode= 0x0a
0x08d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x08d9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x08dc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x08e2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x08e8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x08f1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x08f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x08f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08fa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x08fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0900: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0903: mov_imm:
	regs[5] = 0x277722c7, opcode= 0x0a
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x090f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0912: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0916: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x091b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x091e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0921: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0924: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0927: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0930: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0934: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x093c: mov_imm:
	regs[5] = 0x33f61dc5, opcode= 0x0a
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0960: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x096f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0972: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0975: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x097b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x097e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0981: mov_imm:
	regs[5] = 0x44143fc3, opcode= 0x0a
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x098d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0990: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0993: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0997: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x099c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x099f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09ab: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x09b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09c0: mov_imm:
	regs[5] = 0xf877ee9d, opcode= 0x0a
0x09c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x09c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x09d9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09de: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x09e4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x09e7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x09f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x09ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a02: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a05: mov_imm:
	regs[5] = 0x34885e86, opcode= 0x0a
0x0a0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a0e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a12: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a17: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a20: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a27: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a2f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a36: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a3b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0a3e: mov_imm:
	regs[5] = 0xb5882472, opcode= 0x0a
0x0a44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a47: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0a4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a50: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0a62: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0a65: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0a68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a6e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0a71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0a74: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0a77: mov_imm:
	regs[5] = 0x9c2e5e66, opcode= 0x0a
0x0a7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0a80: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a89: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a92: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0a9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0a9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0aa1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0aa4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0aad: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ab0: mov_imm:
	regs[5] = 0x3d7971d5, opcode= 0x0a
0x0ab6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ab9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0abc: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0ac2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ac8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0acb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0ace: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ad1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ad4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ad7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ada: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0add: mov_imm:
	regs[5] = 0x425b3444, opcode= 0x0a
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ae7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0aec: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0aef: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0af2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0af8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0afb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0afe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b01: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b0a: mov_imm:
	regs[5] = 0xfcc631f4, opcode= 0x0a
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b1f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b22: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b28: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b2e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b31: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0b34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b3a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b46: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0b49: mov_imm:
	regs[5] = 0xceaf22e8, opcode= 0x0a
0x0b4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b52: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0b55: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0b58: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0b5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0b5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b61: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0b64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b6d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0b70: mov_imm:
	regs[5] = 0xcb1dd6e3, opcode= 0x0a
0x0b76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b7f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0b82: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b8e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0b95: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0b9a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0b9d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ba6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ba9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0bad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bb2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bb6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bbe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0bc1: mov_imm:
	regs[5] = 0x6219c5e2, opcode= 0x0a
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0bd0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0bd4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bd9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0be8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0beb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0bee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0bf1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0bfa: mov_imm:
	regs[5] = 0xdba569f9, opcode= 0x0a
0x0c00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c09: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c0d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c12: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c18: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c1e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c21: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c2a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c30: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0c33: mov_imm:
	regs[5] = 0x85829fc8, opcode= 0x0a
0x0c39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c3c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0c3f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0c42: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0c45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c49: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c52: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c57: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0c5d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c66: mov_imm:
	regs[5] = 0x9e055e6c, opcode= 0x0a
0x0c6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0c6f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0c72: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0c78: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0c7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c84: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0c87: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0c8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0c8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c96: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0c9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ca8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0cab: mov_imm:
	regs[5] = 0xf496cb3, opcode= 0x0a
0x0cb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0cb4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0cb7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0cba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0cbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cc9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ccc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ccf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0cd2: mov_imm:
	regs[5] = 0xa33abb81, opcode= 0x0a
0x0cd9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cde: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ce1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ce4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0cea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0cf0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0cf3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0cf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0cfa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0cff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d02: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d06: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d14: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d17: mov_imm:
	regs[5] = 0xc5c25ecb, opcode= 0x0a
0x0d1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d20: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d24: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d29: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d2c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d2f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d41: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d4d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0d50: mov_imm:
	regs[5] = 0x5543d809, opcode= 0x0a
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d5f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0d62: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0d68: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0d6e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0d71: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0d74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0d7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d80: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0d83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0d86: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0d89: mov_imm:
	regs[5] = 0xd28ea945, opcode= 0x0a
0x0d8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0d92: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0d95: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0d98: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0d9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0d9f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0da4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0da7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0db0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0db3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dbc: mov_imm:
	regs[5] = 0xde98f31f, opcode= 0x0a
0x0dc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0dc5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0dc9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dce: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0dda: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0de0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0de3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0de6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0de9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0dec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0def: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0df2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0df5: mov_imm:
	regs[5] = 0x88a90b61, opcode= 0x0a
0x0dfb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0dfe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e01: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e04: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e13: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e19: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e1c: mov_imm:
	regs[5] = 0x9029cd60, opcode= 0x0a
0x0e22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e2e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e34: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e3d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e52: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0e55: mov_imm:
	regs[5] = 0x186e7941, opcode= 0x0a
0x0e5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e5e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0e61: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0e65: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0e6a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0e6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0e70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e73: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0e76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0e79: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0e7c: mov_imm:
	regs[5] = 0x1578aa34, opcode= 0x0a
0x0e82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0e85: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0e88: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0e8e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0e94: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0e97: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0eaa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0eb5: mov_imm:
	regs[5] = 0x178292e4, opcode= 0x0a
0x0ebb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ebe: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0ec1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0ec4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0ec7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0eca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ecd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ed0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ed3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0edc: mov_imm:
	regs[5] = 0xfbd09e09, opcode= 0x0a
0x0ee2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0eee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0ef4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0efe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f0c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f0f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f12: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f1b: mov_imm:
	regs[5] = 0xaa495926, opcode= 0x0a
0x0f21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f24: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f27: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f2a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f34: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f3c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f40: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f45: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0f48: mov_imm:
	regs[5] = 0xabf61ff0, opcode= 0x0a
0x0f4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f51: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0f54: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0f5a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f66: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0f69: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0f6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0f75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f78: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0f7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f84: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0f87: mov_imm:
	regs[5] = 0xaaae0e83, opcode= 0x0a
0x0f8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0f90: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x0f93: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x0f96: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x0f9a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0f9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0fae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0fb1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x0fb4: mov_imm:
	regs[5] = 0xb5812f34, opcode= 0x0a
0x0fbb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fc9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x0fcd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fd2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x0fd8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x0fde: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x0fe1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0fea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x0fed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ff1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x0ff6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x0ff9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x0ffc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x0fff: mov_imm:
	regs[5] = 0x66f6faec, opcode= 0x0a
0x1005: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1009: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x100e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1011: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1014: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1018: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x101d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1020: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1023: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x102c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x102f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1038: mov_imm:
	regs[5] = 0xf06d1d08, opcode= 0x0a
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1044: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1047: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x104a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1051: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1056: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x105c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x105f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1068: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x106c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1071: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1074: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x107d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1080: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1083: mov_imm:
	regs[5] = 0x6ec4aaf3, opcode= 0x0a
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x108f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1093: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1098: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10a1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x10a4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x10c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x10cb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x10ce: mov_imm:
	regs[5] = 0xcff572be, opcode= 0x0a
0x10d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10dd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x10ec: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x10ef: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x10f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x10f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1101: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1104: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x110d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1110: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1119: mov_imm:
	regs[5] = 0x8fade6f6, opcode= 0x0a
0x111f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1128: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1131: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1135: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x113a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x113d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1140: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1143: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1146: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1149: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1152: mov_imm:
	regs[5] = 0xee627ad2, opcode= 0x0a
0x1158: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x115b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1164: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x116a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1170: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1173: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1176: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x117f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1182: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1185: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1188: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1191: mov_imm:
	regs[5] = 0x63505113, opcode= 0x0a
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x119d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11a6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x11b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x11be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11c7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x11d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x11d6: mov_imm:
	regs[5] = 0xa781734c, opcode= 0x0a
0x11dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11e5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x11e8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x11f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x11fa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x11fd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1201: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1206: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1209: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x120c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x120f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1218: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x121c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1221: mov_imm:
	regs[5] = 0xaeb1661c, opcode= 0x0a
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x122d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1236: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1239: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1242: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1245: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1248: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x124b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x124e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1251: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1254: mov_imm:
	regs[5] = 0x5e0baca7, opcode= 0x0a
0x125a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x125d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1260: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1266: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x126c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x126f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1272: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1275: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1278: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1281: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x128a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x128d: mov_imm:
	regs[5] = 0xf7714eab, opcode= 0x0a
0x1293: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1296: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x129a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x129f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x12ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12b1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12b7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x12ba: mov_imm:
	regs[5] = 0xf50311df, opcode= 0x0a
0x12c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12c9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x12cd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x12d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12e4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x12e7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x12ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x12ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12f0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x12f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x12fc: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x12ff: mov_imm:
	regs[5] = 0x8a5ba099, opcode= 0x0a
0x1305: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1308: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x130b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x130e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1311: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1314: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1317: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x131a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x131d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1320: mov_imm:
	regs[5] = 0xe0f5535b, opcode= 0x0a
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x132c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x132f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1332: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x133e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1344: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1347: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x134a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x134d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1350: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1353: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1359: mov_imm:
	regs[5] = 0x9e4ea796, opcode= 0x0a
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1362: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1368: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1383: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1386: mov_imm:
	regs[5] = 0x9c2b2304, opcode= 0x0a
0x138c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x138f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1398: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x139f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x13aa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x13b7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x13c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x13ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13d7: mov_imm:
	regs[5] = 0xe69067ce, opcode= 0x0a
0x13de: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x13e6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x13e9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13f2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x13fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x13fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1401: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1404: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1407: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x140a: mov_imm:
	regs[5] = 0x3e327fc4, opcode= 0x0a
0x1410: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1419: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x141c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1422: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1428: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x142b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x142e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1431: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1434: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1437: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x143a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x143d: mov_imm:
	regs[5] = 0x986f7815, opcode= 0x0a
0x1444: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1449: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1452: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1455: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1459: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x145e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1467: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x146a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1473: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1476: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1479: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x147c: mov_imm:
	regs[5] = 0x889bf012, opcode= 0x0a
0x1482: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1485: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1488: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x148e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1494: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1497: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14a6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x14ad: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14b2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x14b5: mov_imm:
	regs[5] = 0x1e695a54, opcode= 0x0a
0x14bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14be: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14c7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x14ca: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x14cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x14d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14d3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x14df: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x14e8: mov_imm:
	regs[5] = 0x39a61640, opcode= 0x0a
0x14ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x14f1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x14f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x14fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1500: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1507: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x150c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x150f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1518: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1521: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1524: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1527: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x152a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x152d: mov_imm:
	regs[5] = 0x99380123, opcode= 0x0a
0x1534: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1539: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x153c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1545: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x154e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1557: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x155a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x155d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1561: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1566: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1569: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x156c: mov_imm:
	regs[5] = 0x5777f5d0, opcode= 0x0a
0x1572: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1575: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1578: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x157e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1585: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x158a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x158d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1590: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1593: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1597: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x159c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x159f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15a8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x15ab: mov_imm:
	regs[5] = 0x60889e8b, opcode= 0x0a
0x15b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x15b4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x15b7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x15ba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x15bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15c3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x15c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x15cf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15d8: mov_imm:
	regs[5] = 0xdc9c0e36, opcode= 0x0a
0x15de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x15e1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x15e4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x15ea: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x15f0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x15f3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x15fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x15ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1602: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1605: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1608: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x160b: mov_imm:
	regs[5] = 0x2b04d615, opcode= 0x0a
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1617: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x161a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x161d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1620: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1623: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1626: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x162a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x162f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1632: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1635: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1638: mov_imm:
	regs[5] = 0x782560b3, opcode= 0x0a
0x163e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1641: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1644: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1650: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1656: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1659: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x165c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x165f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1662: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1665: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1668: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x166b: mov_imm:
	regs[5] = 0xc50e3288, opcode= 0x0a
0x1671: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1674: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1677: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1683: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1686: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1689: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x168c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1695: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1698: mov_imm:
	regs[5] = 0xe7a6d5d9, opcode= 0x0a
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16a7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x16aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x16b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x16bc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x16bf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x16c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16d4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x16dd: mov_imm:
	regs[5] = 0x3eca2cce, opcode= 0x0a
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x16f2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x16f5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x16f8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1701: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1704: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1710: mov_imm:
	regs[5] = 0xac6ecc2c, opcode= 0x0a
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x171c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1722: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1729: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x172e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1732: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1737: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x173b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1740: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1743: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1746: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1749: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x174c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x174f: mov_imm:
	regs[5] = 0x174d35c, opcode= 0x0a
0x1756: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x175b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x175f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1764: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1767: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x176a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x176d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1770: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1773: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x177f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1782: mov_imm:
	regs[5] = 0xfba4c181, opcode= 0x0a
0x1789: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x178e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1791: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1794: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x179a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17a6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x17a9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x17ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17be: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x17ca: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x17cd: mov_imm:
	regs[5] = 0xa362795b, opcode= 0x0a
0x17d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17d6: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x17d9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x17dc: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x17df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x17e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17e5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x17e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x17eb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x17ee: mov_imm:
	regs[5] = 0x134481cc, opcode= 0x0a
0x17f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x17f7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x17fa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1806: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x180c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1815: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1818: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x181b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x181e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1821: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1825: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x182a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x182d: mov_imm:
	regs[5] = 0xc24ee5a, opcode= 0x0a
0x1833: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1836: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1839: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x183c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1845: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1849: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x184e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1857: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x185a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1863: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1866: mov_imm:
	regs[5] = 0x560eb66e, opcode= 0x0a
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1872: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1875: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1878: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x187e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1884: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1887: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1890: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1893: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1897: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x189c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18ae: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x18b1: mov_imm:
	regs[5] = 0x5ed257f9, opcode= 0x0a
0x18b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18ba: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x18bd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18c6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x18c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x18cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18cf: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x18d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x18d5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x18d8: mov_imm:
	regs[5] = 0xa1aa0722, opcode= 0x0a
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x18e7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x18ea: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x18f0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x18fc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x18ff: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1902: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1905: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x190e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1911: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1914: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1917: mov_imm:
	regs[5] = 0xb7c08ee2, opcode= 0x0a
0x191d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1920: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1923: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1926: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x192a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x192f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1932: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1935: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x193e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1942: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1947: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x194a: mov_imm:
	regs[5] = 0xdec00aa7, opcode= 0x0a
0x1951: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1956: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1959: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x195c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1962: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1968: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x196b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1974: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1977: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x197a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x197d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1980: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1983: mov_imm:
	regs[5] = 0xa4966a89, opcode= 0x0a
0x1989: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x198c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x198f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1992: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1995: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1998: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x199c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19a1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19a7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x19aa: mov_imm:
	regs[5] = 0x5acb1a3a, opcode= 0x0a
0x19b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19b3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x19b6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19c2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x19c8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x19cb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x19ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19d5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19da: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x19dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x19e0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x19e3: mov_imm:
	regs[5] = 0xd57d5a9c, opcode= 0x0a
0x19e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x19f2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x19f5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x19f8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x19fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x19fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a01: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a07: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a0a: mov_imm:
	regs[5] = 0xe087be77, opcode= 0x0a
0x1a10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a13: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a16: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a1c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a22: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a25: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1a28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a2e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a37: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a3a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1a3d: mov_imm:
	regs[5] = 0xc96b8c6c, opcode= 0x0a
0x1a43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a4c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1a4f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a58: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1a5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1a5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1a6b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a70: mov_imm:
	regs[5] = 0x95db32b0, opcode= 0x0a
0x1a77: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a88: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1a8e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1a9a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1a9d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1aa0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1aa4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1aa9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1aac: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1aaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ab2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ab5: mov_imm:
	regs[5] = 0x6ca20740, opcode= 0x0a
0x1abb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ac4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1ac7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1aca: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1acd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ad0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ad4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ad9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1adc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1adf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ae2: mov_imm:
	regs[5] = 0x47e18ff3, opcode= 0x0a
0x1ae8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1aec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1af1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1af4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1afa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b06: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b09: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b12: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b18: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b1b: mov_imm:
	regs[5] = 0x946011ea, opcode= 0x0a
0x1b21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b24: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b27: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b2a: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1b2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b30: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b33: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b39: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1b3c: mov_imm:
	regs[5] = 0xb623a75e, opcode= 0x0a
0x1b43: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b4b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b54: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b60: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1b66: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b6f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1b72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1b75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b78: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1b7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1b7e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1b82: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b87: mov_imm:
	regs[5] = 0xf8799e7e, opcode= 0x0a
0x1b8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1b90: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1b93: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1b9c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1ba0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ba5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ba8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1bb1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1bb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1bb7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1bba: mov_imm:
	regs[5] = 0xc9b4ad56, opcode= 0x0a
0x1bc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1bc3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1bc6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1bcc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1bd2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1bd5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1bd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1bdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bde: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1be1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1be4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1be7: mov_imm:
	regs[5] = 0x168a5780, opcode= 0x0a
0x1bed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1bf0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1bf3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1bf6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1bf9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c0e: mov_imm:
	regs[5] = 0xef926e51, opcode= 0x0a
0x1c14: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c17: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c1a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c26: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c32: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c35: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c3b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c3e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c41: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c44: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1c47: mov_imm:
	regs[5] = 0xcd71a0e2, opcode= 0x0a
0x1c4d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c50: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c59: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1c5c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1c5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c65: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c6b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1c6e: mov_imm:
	regs[5] = 0xd5db40ae, opcode= 0x0a
0x1c74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1c77: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1c7a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1c80: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1c86: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1c89: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1c8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1c8f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c92: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1c96: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1c9b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ca4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ca8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cad: mov_imm:
	regs[5] = 0xd9a9a131, opcode= 0x0a
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cbc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1cbf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1cc2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1cc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1cc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ccb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1cce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1cd1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cda: mov_imm:
	regs[5] = 0x7b71d057, opcode= 0x0a
0x1ce0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ce3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1cf8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1cfe: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d0a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d10: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d13: mov_imm:
	regs[5] = 0x78f78aac, opcode= 0x0a
0x1d19: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d1c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d1f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d28: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1d2c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d3e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d43: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d49: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1d4c: mov_imm:
	regs[5] = 0x4242b6e8, opcode= 0x0a
0x1d52: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d55: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1d58: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1d5e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1d64: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d6d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1d70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1d73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d76: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1d7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1d82: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1d85: mov_imm:
	regs[5] = 0xfc0e86e5, opcode= 0x0a
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1d94: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1d98: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1d9d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1da0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1da3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1da6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1da9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1dac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1daf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1db2: mov_imm:
	regs[5] = 0x949f26da, opcode= 0x0a
0x1db8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1dbc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dc1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1dc5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dca: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1dd6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1ddd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1de2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1de5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1de8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1deb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1dee: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1df1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1df4: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1df7: mov_imm:
	regs[5] = 0x9b8438e3, opcode= 0x0a
0x1dfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e00: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e03: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1e06: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e1b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e27: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e2b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e30: mov_imm:
	regs[5] = 0x4c658da8, opcode= 0x0a
0x1e36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e3a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e3f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1e42: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1e48: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e54: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1e57: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e66: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e6d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e72: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1e75: mov_imm:
	regs[5] = 0x32d57c9e, opcode= 0x0a
0x1e7b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1e7e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1e81: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1e84: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1e8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1e90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e93: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1e96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1e99: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1e9c: mov_imm:
	regs[5] = 0x65cef6b3, opcode= 0x0a
0x1ea2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ea5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ea8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1eae: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1eb4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1eb7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1eba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ebd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ec0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ec3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ec6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1ec9: mov_imm:
	regs[5] = 0x8de22f64, opcode= 0x0a
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1ed5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1ed8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1edb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1ede: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1ee1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1ee5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1eea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1eed: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1ef0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1ef3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1efc: mov_imm:
	regs[5] = 0xb5a2cc70, opcode= 0x0a
0x1f02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f05: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f08: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f0e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f14: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f17: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f20: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f32: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1f35: mov_imm:
	regs[5] = 0xbb98ebf7, opcode= 0x0a
0x1f3b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f3f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f44: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1f48: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f4d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f56: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1f59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f5f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1f6b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1f6e: mov_imm:
	regs[5] = 0x4e549c80, opcode= 0x0a
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1f7d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1f80: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1f86: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1f8c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x1f8f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1f98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1f9b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f9f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fa4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1faa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x1fad: mov_imm:
	regs[5] = 0x8b2c8cb, opcode= 0x0a
0x1fb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fbc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x1fbf: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x1fc2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x1fc6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fcb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x1fce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fd1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x1fdd: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x1fe0: mov_imm:
	regs[5] = 0xf62538ab, opcode= 0x0a
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x1fec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x1fef: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x1ff2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x1ff8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2004: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2007: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x200a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x200d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2010: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2013: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2016: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2019: mov_imm:
	regs[5] = 0x7f31bfbc, opcode= 0x0a
0x2020: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2025: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2028: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x202b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2034: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x203a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x203d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2040: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2043: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2046: mov_imm:
	regs[5] = 0x1b687849, opcode= 0x0a
0x204c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x204f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2053: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2058: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x205e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2064: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2067: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x206a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x206d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2070: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2073: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2076: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2079: mov_imm:
	regs[5] = 0xcefa1a83, opcode= 0x0a
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2085: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x208e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2091: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2094: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x209d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20a9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20af: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x20b2: mov_imm:
	regs[5] = 0xe37d361a, opcode= 0x0a
0x20b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x20bb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x20be: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x20c4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x20ca: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x20cd: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x20d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20e2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x20e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x20e8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20f1: mov_imm:
	regs[5] = 0xc05192f, opcode= 0x0a
0x20f8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x20fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2100: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2104: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2109: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x210d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2112: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2115: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2118: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x211b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2124: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2127: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x212a: mov_imm:
	regs[5] = 0xd877b7c6, opcode= 0x0a
0x2130: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2133: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2136: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x213c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2142: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2145: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2148: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x214c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2151: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2154: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2157: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x215a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x215d: mov_imm:
	regs[5] = 0xb90ec1e4, opcode= 0x0a
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2169: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2172: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2175: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2178: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x217b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x217e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2182: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2187: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x218a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x218d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2190: mov_imm:
	regs[5] = 0xaf0a6f81, opcode= 0x0a
0x2196: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2199: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x219c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x21a2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x21a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x21ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21c0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21c6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x21c9: mov_imm:
	regs[5] = 0xf18d8229, opcode= 0x0a
0x21cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21d8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x21db: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x21de: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x21e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21ed: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x21f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x21f9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x21fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2202: mov_imm:
	regs[5] = 0xccb3391a, opcode= 0x0a
0x2209: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x220e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2211: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2214: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x221a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2221: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2226: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2229: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x222c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x222f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2232: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x223b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x223e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2241: mov_imm:
	regs[5] = 0xcc3e9238, opcode= 0x0a
0x2247: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x224a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x224d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2256: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2259: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x225c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2265: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x226e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2271: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2274: mov_imm:
	regs[5] = 0x22c30c1f, opcode= 0x0a
0x227b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2280: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2283: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x228c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2292: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2298: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x229c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22a1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x22a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22aa: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22b0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22b9: mov_imm:
	regs[5] = 0x11957fae, opcode= 0x0a
0x22bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22c8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x22cb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x22ce: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x22d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x22d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22d7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x22da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x22de: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22e3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22ec: mov_imm:
	regs[5] = 0x33a96785, opcode= 0x0a
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x22f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x22fb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x22fe: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2304: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x230a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x230d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2310: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2313: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2316: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x231f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2322: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2325: mov_imm:
	regs[5] = 0xb826b98e, opcode= 0x0a
0x232b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x232e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2331: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2334: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2337: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2340: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2343: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2346: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x234a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x234f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2352: mov_imm:
	regs[5] = 0xe43aadd7, opcode= 0x0a
0x2358: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x235b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x235e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2364: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x236a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x236d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2370: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2373: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2376: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x237f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2388: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2391: mov_imm:
	regs[5] = 0xfa1dd657, opcode= 0x0a
0x2397: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x239a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x239d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23a6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x23a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23af: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23bb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23c4: mov_imm:
	regs[5] = 0xe95e378e, opcode= 0x0a
0x23ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x23dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x23e8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x23eb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x23ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x23f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23f4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x23f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x23fb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2400: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2403: mov_imm:
	regs[5] = 0x631fa445, opcode= 0x0a
0x2409: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x240c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x240f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2412: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2415: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2418: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x241b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x241e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2421: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2424: mov_imm:
	regs[5] = 0x952342d9, opcode= 0x0a
0x242a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x242e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2433: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2436: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x243c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2442: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2445: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2448: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x244b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x244f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2454: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2458: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x245d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2461: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2466: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2469: mov_imm:
	regs[5] = 0x1cd27625, opcode= 0x0a
0x246f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2472: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2475: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x247e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2481: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2484: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2487: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x248a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x248d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2490: mov_imm:
	regs[5] = 0xff9592cb, opcode= 0x0a
0x2497: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x249c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x249f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x24a2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x24a8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x24ae: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x24b1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x24b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24ba: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24c1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24c6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x24c9: mov_imm:
	regs[5] = 0x2bfce9ab, opcode= 0x0a
0x24cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x24d2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x24d5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x24d8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x24e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24ed: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x24f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x24f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x24f9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x24fc: mov_imm:
	regs[5] = 0x28216754, opcode= 0x0a
0x2502: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2505: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2508: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x250e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x251a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x251d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2520: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2523: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x252c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x252f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2532: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2535: mov_imm:
	regs[5] = 0x1205047b, opcode= 0x0a
0x253b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x253f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2544: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2548: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x254d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2550: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2559: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2562: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x256b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2574: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2577: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x257b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2580: mov_imm:
	regs[5] = 0x9b39a72b, opcode= 0x0a
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x258c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x258f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x25aa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x25ad: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x25c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x25c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25cb: mov_imm:
	regs[5] = 0xc1111465, opcode= 0x0a
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x25e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x25f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x25f5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x25fe: mov_imm:
	regs[5] = 0x42b46b60, opcode= 0x0a
0x2604: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x260d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2610: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2616: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2622: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2625: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2628: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x262c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2631: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2635: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x263a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x263d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2640: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2644: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2649: mov_imm:
	regs[5] = 0x8653b3a7, opcode= 0x0a
0x264f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2652: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2655: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2658: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2661: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x266d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2670: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2673: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2676: mov_imm:
	regs[5] = 0xbe5b9c87, opcode= 0x0a
0x267d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2682: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2685: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x268e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2697: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x269a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x269d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26a0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26a6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x26a9: mov_imm:
	regs[5] = 0x5f831975, opcode= 0x0a
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x26b8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x26bb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x26be: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x26c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x26c5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26cd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x26d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x26d3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x26d6: mov_imm:
	regs[5] = 0xc36aada1, opcode= 0x0a
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x26e5: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x26e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x26ee: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x26fa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x26fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2703: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2707: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x270c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2718: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x271b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x271f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2724: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2728: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x272d: mov_imm:
	regs[5] = 0x7e8acce1, opcode= 0x0a
0x2733: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x273c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x273f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2748: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x274b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x274f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2754: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x275d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2760: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2763: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2766: mov_imm:
	regs[5] = 0xeedda451, opcode= 0x0a
0x276c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x276f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2772: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x277e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2784: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2787: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2790: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2793: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2796: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x279a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x279f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27a2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x27a5: mov_imm:
	regs[5] = 0xc28a31fe, opcode= 0x0a
0x27ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27ae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x27b2: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27b7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x27ba: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x27be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27c9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x27cf: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x27d2: mov_imm:
	regs[5] = 0x560ef512, opcode= 0x0a
0x27d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x27db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x27f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2805: mov_imm:
	regs[5] = 0x65cc853, opcode= 0x0a
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x280e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2811: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2814: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2817: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x281a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x281d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2821: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2826: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2829: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x282c: mov_imm:
	regs[5] = 0x76b1a1fd, opcode= 0x0a
0x2832: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2835: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2838: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x283e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2844: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2847: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x284a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x284d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2850: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2853: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2856: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2859: mov_imm:
	regs[5] = 0x7734a678, opcode= 0x0a
0x285f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2862: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2865: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x286e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2871: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2874: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2877: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x287a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x287d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2880: mov_imm:
	regs[5] = 0x6e4041a2, opcode= 0x0a
0x2886: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x288a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x288f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2898: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x289e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x28a5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28aa: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x28b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28c2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x28ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x28d1: mov_imm:
	regs[5] = 0xe3f6eab5, opcode= 0x0a
0x28d8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x28e0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x28e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28e9: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x28ec: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x28f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x28fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2901: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2905: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x290a: mov_imm:
	regs[5] = 0xa920a62e, opcode= 0x0a
0x2910: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2919: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x291c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2922: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2928: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x292c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2934: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2937: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x293a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x293d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2940: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2943: mov_imm:
	regs[5] = 0x3acaff7e, opcode= 0x0a
0x2949: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x294c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x294f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2952: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2955: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2959: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x295e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2961: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2964: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x296d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2970: mov_imm:
	regs[5] = 0xd76e4e8c, opcode= 0x0a
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x297c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x297f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2983: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2988: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x298e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2994: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2997: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x299a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x299e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29a6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x29b5: mov_imm:
	regs[5] = 0x35664e22, opcode= 0x0a
0x29bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x29c7: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x29d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x29d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29da: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x29df: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x29e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x29e5: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x29e8: mov_imm:
	regs[5] = 0x6abb855e, opcode= 0x0a
0x29ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x29f1: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x29f4: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x29fa: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a01: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a06: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a0a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a0f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a18: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a1e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a21: mov_imm:
	regs[5] = 0xc9123da7, opcode= 0x0a
0x2a27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a2a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a2d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a30: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2a33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a3a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a3f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a45: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2a48: mov_imm:
	regs[5] = 0xd054e158, opcode= 0x0a
0x2a4f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a57: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a60: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2a66: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2a6c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2a6f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2a72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2a84: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2a87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2a8a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2a8d: mov_imm:
	regs[5] = 0xa61b3777, opcode= 0x0a
0x2a93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2a96: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2a99: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aa2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2aa5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2aa8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ab1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ab4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ab7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2aba: mov_imm:
	regs[5] = 0x1d5674fc, opcode= 0x0a
0x2ac0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ac3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ac6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2acc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ad8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2adb: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2ade: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ae1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ae4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2aed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2af0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2af3: mov_imm:
	regs[5] = 0xaa2d7d15, opcode= 0x0a
0x2af9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2afc: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2aff: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b02: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b0b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b17: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2b1b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b20: mov_imm:
	regs[5] = 0x1e4977d5, opcode= 0x0a
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b2f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2b33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b38: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2b3e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2b44: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2b47: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b5c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2b5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2b62: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2b66: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b6b: mov_imm:
	regs[5] = 0x2cb6e78, opcode= 0x0a
0x2b71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b7a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b83: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2b93: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2b98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b9c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ba1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ba4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ba7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bb0: mov_imm:
	regs[5] = 0x5a03a59, opcode= 0x0a
0x2bb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2bb9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2bbd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bce: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2bd5: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bda: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2be3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2be6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2be9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bec: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2bf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2bf8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2bfb: mov_imm:
	regs[5] = 0x583146b7, opcode= 0x0a
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c0a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c13: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2c16: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2c19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c20: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c2b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c2e: mov_imm:
	regs[5] = 0xff75716d, opcode= 0x0a
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c3d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2c40: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2c46: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2c4c: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2c4f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2c52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c59: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c5e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c6a: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2c6d: mov_imm:
	regs[5] = 0x993121b4, opcode= 0x0a
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2c76: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2c79: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2c7c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2c7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2c82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c85: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2c89: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2c8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2c91: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2c94: mov_imm:
	regs[5] = 0x4ef3158f, opcode= 0x0a
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ca0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ca9: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2cac: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2cb2: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2cb8: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cc1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2cc4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ccd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cd0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2cd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2cd6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2cdf: mov_imm:
	regs[5] = 0x313f8a1b, opcode= 0x0a
0x2ce5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ce8: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2ceb: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2cee: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2cf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2cf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cf7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d0c: mov_imm:
	regs[5] = 0xbce2a604, opcode= 0x0a
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d1b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d1e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d2a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d30: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d33: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d3c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d40: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d48: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2d4b: mov_imm:
	regs[5] = 0x15c32b34, opcode= 0x0a
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d5a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2d5d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2d60: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2d63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d6f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2d72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2d7e: mov_imm:
	regs[5] = 0x7c9a2357, opcode= 0x0a
0x2d84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2d87: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2d8a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2d90: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2d96: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2d99: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2d9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2d9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2da2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2da5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2da8: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2dac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2db1: mov_imm:
	regs[5] = 0x9bf5615c, opcode= 0x0a
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2dc0: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2dc3: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2dc6: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2dc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2dd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2dd5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2dd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ddb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2dde: mov_imm:
	regs[5] = 0xf8178ff0, opcode= 0x0a
0x2de4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2de7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2dea: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2df0: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2df6: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2df9: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e09: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e0e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e14: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e1d: mov_imm:
	regs[5] = 0x580848cc, opcode= 0x0a
0x2e23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e2f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e41: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e4e: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e53: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2e56: mov_imm:
	regs[5] = 0xfb285238, opcode= 0x0a
0x2e5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e5f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2e63: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e68: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2e6e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2e74: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2e77: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2e7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2e7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e80: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2e8a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2e8f: mov_imm:
	regs[5] = 0x3f312778, opcode= 0x0a
0x2e95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2e98: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2e9b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2e9e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2ea1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ea4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ea7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2eaa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2eb3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2eb6: mov_imm:
	regs[5] = 0x40c2820f, opcode= 0x0a
0x2ebc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2ebf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2ec2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2ec8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ed4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2ed7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2edb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ee0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2ee4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ee9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ef2: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2ef5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2efe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f01: mov_imm:
	regs[5] = 0x1b8eeadb, opcode= 0x0a
0x2f07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f0a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f0d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f10: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f1f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f22: mov_imm:
	regs[5] = 0x410215ca, opcode= 0x0a
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f2b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2f2e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2f34: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2f3b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f40: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2f43: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f52: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2f5b: mov_imm:
	regs[5] = 0x9d3d40e6, opcode= 0x0a
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f6a: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2f6d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2f70: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2f73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2f8b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2f8e: mov_imm:
	regs[5] = 0xc98cbde3, opcode= 0x0a
0x2f94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2f9d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x2fa0: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x2fa6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x2fac: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2fbe: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x2fc1: mov_imm:
	regs[5] = 0x41f1c1fc, opcode= 0x0a
0x2fc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x2fca: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x2fcd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x2fd0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fd9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x2fdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2fe0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2fe5: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x2fe8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x2ff4: mov_imm:
	regs[5] = 0x47106a4c, opcode= 0x0a
0x2ffb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3000: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x300c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3012: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3018: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x301b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x302a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x302d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3030: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3033: mov_imm:
	regs[5] = 0xa0ffa7c7, opcode= 0x0a
0x3039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x303c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x303f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3042: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x304b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x304f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3057: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x305a: mov_imm:
	regs[5] = 0x5a239efa, opcode= 0x0a
0x3060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3063: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3066: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x306c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3072: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3075: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x307e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3081: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3084: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x308d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3090: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3094: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3099: mov_imm:
	regs[5] = 0x2f8c01ff, opcode= 0x0a
0x309f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30a2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x30a5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x30a8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30b7: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x30c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30cc: mov_imm:
	regs[5] = 0xe02cea2c, opcode= 0x0a
0x30d3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x30e4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30fc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x30ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3102: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3105: mov_imm:
	regs[5] = 0x1e820f43, opcode= 0x0a
0x310b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x310e: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3111: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3114: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3118: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x311d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3126: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3129: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x312c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x312f: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3132: mov_imm:
	regs[5] = 0xb39c1d1f, opcode= 0x0a
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x313e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3141: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x314a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3150: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3156: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3159: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3162: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3165: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3168: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x316b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3174: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3177: mov_imm:
	regs[5] = 0xd92fe14d, opcode= 0x0a
0x317d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3180: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3183: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3186: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3189: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x318c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x318f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3193: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x319b: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x319e: mov_imm:
	regs[5] = 0x932ecd7c, opcode= 0x0a
0x31a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31a7: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x31aa: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x31b1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31b6: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x31bc: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x31bf: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x31c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31c8: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31ce: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x31d1: mov_imm:
	regs[5] = 0x84745be2, opcode= 0x0a
0x31d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x31da: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x31dd: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x31e0: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x31e4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x31ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31ef: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x31f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x31fb: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x31fe: mov_imm:
	regs[5] = 0x2b9a9b78, opcode= 0x0a
0x3204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3207: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x320a: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3210: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3216: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x321a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x321f: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3228: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x322b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x322e: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3231: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3234: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x323d: mov_imm:
	regs[5] = 0xf458fc91, opcode= 0x0a
0x3243: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3246: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3249: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x324c: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x324f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3252: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3256: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x325b: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x325e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3261: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x326a: mov_imm:
	regs[5] = 0x2a013820, opcode= 0x0a
0x3270: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3273: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3277: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x327c: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3282: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3288: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x328b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3297: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x329a: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x329d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x32a0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x32a3: mov_imm:
	regs[5] = 0xfe3834dd, opcode= 0x0a
0x32a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32ac: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x32af: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x32b2: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x32b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32bb: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x32c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x32ca: mov_imm:
	regs[5] = 0x952d2df7, opcode= 0x0a
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32df: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x32e2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x32ee: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x32f4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x32f7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x32fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3303: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x330c: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x330f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3312: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3315: mov_imm:
	regs[5] = 0x4a9a77d7, opcode= 0x0a
0x331b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x331f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3324: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x332d: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3330: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3334: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3339: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x333c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x333f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3348: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x334c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3351: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3354: mov_imm:
	regs[5] = 0xa955da9e, opcode= 0x0a
0x335a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x335d: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3366: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x336c: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3378: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x337b: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x337e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3384: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x338d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3390: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3399: mov_imm:
	regs[5] = 0x7e37cbfc, opcode= 0x0a
0x33a0: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x33b1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x33b4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x33b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33bd: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33c3: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x33c6: mov_imm:
	regs[5] = 0xef686f7b, opcode= 0x0a
0x33cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33cf: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x33d2: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x33d8: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x33de: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x33e1: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x33e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x33e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33ea: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x33ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x33f0: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x33f3: mov_imm:
	regs[5] = 0x45d75b62, opcode= 0x0a
0x33f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3402: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3405: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x340e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x341a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x341d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3420: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3424: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3429: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x342c: mov_imm:
	regs[5] = 0x87f7417, opcode= 0x0a
0x3432: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3435: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3438: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x343f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3444: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x344a: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x344d: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3450: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3453: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3456: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3459: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x345c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x345f: mov_imm:
	regs[5] = 0x95aecd3b, opcode= 0x0a
0x3465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3468: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x346b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x346f: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3474: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3477: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x347a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x347d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3480: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3483: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x348c: mov_imm:
	regs[5] = 0x93a6adc8, opcode= 0x0a
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x349b: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x349e: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x34a4: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34b0: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x34b3: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x34b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34bc: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34c2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x34c5: mov_imm:
	regs[5] = 0x81ae4748, opcode= 0x0a
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x34d1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x34d4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x34d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34e3: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x34e6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x34e9: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x34ec: mov_imm:
	regs[5] = 0x224ae879, opcode= 0x0a
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x34f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x34fb: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x34ff: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3504: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x350b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3510: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3516: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3519: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x351c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x351f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3523: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3528: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x352b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x352e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3532: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3537: mov_imm:
	regs[5] = 0x777ea468, opcode= 0x0a
0x353d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3541: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3546: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x354a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x354f: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3553: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3558: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x355b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x355e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3567: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x356a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x356d: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3571: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3576: mov_imm:
	regs[5] = 0x77e799b5, opcode= 0x0a
0x357c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x357f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3582: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x3588: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x358e: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3591: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3594: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x359d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35a0: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35a6: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x35a9: mov_imm:
	regs[5] = 0xe97e4e1e, opcode= 0x0a
0x35af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35b2: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x35b5: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x35b8: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x35ca: mov_imm:
	regs[5] = 0xba1ecb2a, opcode= 0x0a
0x35d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x35d3: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x35e5: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x35e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x35eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x35fa: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x35fd: mov_imm:
	regs[5] = 0xea72926f, opcode= 0x0a
0x3603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3607: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x360c: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3615: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3618: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x361b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x361e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3627: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3636: mov_imm:
	regs[5] = 0xced3586b, opcode= 0x0a
0x363c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x363f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3643: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3654: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3657: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x365a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x365d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3661: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x366f: mov_imm:
	regs[5] = 0x6da446a8, opcode= 0x0a
0x3675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x367b: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x367e: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3681: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x3684: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x368d: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3690: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3693: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3696: mov_imm:
	regs[5] = 0x20da2f5b, opcode= 0x0a
0x369c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x369f: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36a8: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x36ae: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x36b4: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x36b7: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x36ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36be: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36c6: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36d2: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x36d5: mov_imm:
	regs[5] = 0x7fc2ee97, opcode= 0x0a
0x36db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x36de: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x36e1: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x36e4: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x36e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36f4: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x36f9: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x36fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x36ff: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3702: mov_imm:
	regs[5] = 0x8b3bc9a8, opcode= 0x0a
0x3708: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x370c: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3711: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x3714: mov_imm:
	regs[20] = 0x4, opcode= 0x0a
0x371a: mov_imm:
	regs[21] = 0x5, opcode= 0x0a
0x3720: mov_regs:
	regs[2] = regs[1], opcode= 0x05
0x3723: mov_regs:
	regs[3] = regs[1], opcode= 0x05
0x3726: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x372a: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x372f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3733: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3738: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x373b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x373e: add_regs:
	regs[4] += regs[1], opcode= 0x07
0x3741: mov_imm:
	regs[5] = 0x6f44fed, opcode= 0x0a
0x3748: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x374d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3750: add_regs:
	regs[0] += regs[4], opcode= 0x07
0x3753: mov_regs:
	regs[2] = regs[0], opcode= 0x05
0x3756: mov_regs:
	regs[3] = regs[0], opcode= 0x05
0x3759: shl_regs:
	regs[2] <<= regs[20], opcode= 0x02
0x375c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x375f: mov_regs:
	regs[4] = regs[2], opcode= 0x05
0x3762: xor_regs:
	regs[4] ^= regs[3], opcode= 0x01
0x3765: add_regs:
	regs[4] += regs[0], opcode= 0x07
0x3768: mov_imm:
	regs[5] = 0x3a6ab32e, opcode= 0x0a
0x376e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x01
0x3772: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3777: add_regs:
	regs[1] += regs[4], opcode= 0x07
0x377a: mov_imm:
	regs[30] = 0xa13d9339, opcode= 0x0a
0x3781: jmp_imm:
	pc += 0x1, opcode= 0x0b
0x3786: mov_imm:
	regs[31] = 0x9b007695, opcode= 0x0a
0x378c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x01
0x378f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x01
max register index:31
