<stg><name>calc</name>


<trans_list>

<trans id="583" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="66" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="80" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="82" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="82" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="90" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:4  %tmp = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_addr = getelementptr [64 x i32]* %B, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="6">
<![CDATA[
:13  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="6">
<![CDATA[
:13  %B_load = load i32* %B_addr, align 4

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_addr_1 = getelementptr [64 x i32]* %B, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="6">
<![CDATA[
:15  %B_load_8 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="6">
<![CDATA[
:15  %B_load_8 = load i32* %B_addr_1, align 4

]]></Node>
<StgValue><ssdm name="B_load_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_addr_2 = getelementptr [64 x i32]* %B, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
:17  %B_load_9 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="6">
<![CDATA[
:17  %B_load_9 = load i32* %B_addr_2, align 4

]]></Node>
<StgValue><ssdm name="B_load_9"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_addr_3 = getelementptr [64 x i32]* %B, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
:19  %B_load_10 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="6">
<![CDATA[
:19  %B_load_10 = load i32* %B_addr_3, align 4

]]></Node>
<StgValue><ssdm name="B_load_10"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %B_addr_4 = getelementptr [64 x i32]* %B, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:21  %B_load_11 = load i32* %B_addr_4, align 4

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
:21  %B_load_11 = load i32* %B_addr_4, align 4

]]></Node>
<StgValue><ssdm name="B_load_11"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %B_addr_5 = getelementptr [64 x i32]* %B, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
:23  %B_load_12 = load i32* %B_addr_5, align 4

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="6">
<![CDATA[
:23  %B_load_12 = load i32* %B_addr_5, align 4

]]></Node>
<StgValue><ssdm name="B_load_12"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %B_addr_6 = getelementptr [64 x i32]* %B, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
:25  %B_load_13 = load i32* %B_addr_6, align 4

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
:25  %B_load_13 = load i32* %B_addr_6, align 4

]]></Node>
<StgValue><ssdm name="B_load_13"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %B_addr_7 = getelementptr [64 x i32]* %B, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
:27  %B_load_14 = load i32* %B_addr_7, align 4

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="116" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
:27  %B_load_14 = load i32* %B_addr_7, align 4

]]></Node>
<StgValue><ssdm name="B_load_14"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %B_addr_8 = getelementptr [64 x i32]* %B, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
:29  %B_load_15 = load i32* %B_addr_8, align 4

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
:29  %B_load_15 = load i32* %B_addr_8, align 4

]]></Node>
<StgValue><ssdm name="B_load_15"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %B_addr_9 = getelementptr [64 x i32]* %B, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
:31  %B_load_16 = load i32* %B_addr_9, align 4

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="6">
<![CDATA[
:31  %B_load_16 = load i32* %B_addr_9, align 4

]]></Node>
<StgValue><ssdm name="B_load_16"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %B_addr_10 = getelementptr [64 x i32]* %B, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
:33  %B_load_17 = load i32* %B_addr_10, align 4

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
:33  %B_load_17 = load i32* %B_addr_10, align 4

]]></Node>
<StgValue><ssdm name="B_load_17"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %B_addr_11 = getelementptr [64 x i32]* %B, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
:35  %B_load_18 = load i32* %B_addr_11, align 4

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
:35  %B_load_18 = load i32* %B_addr_11, align 4

]]></Node>
<StgValue><ssdm name="B_load_18"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %B_addr_12 = getelementptr [64 x i32]* %B, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
:37  %B_load_19 = load i32* %B_addr_12, align 4

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
:37  %B_load_19 = load i32* %B_addr_12, align 4

]]></Node>
<StgValue><ssdm name="B_load_19"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %B_addr_13 = getelementptr [64 x i32]* %B, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
:39  %B_load_20 = load i32* %B_addr_13, align 4

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="134" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
:39  %B_load_20 = load i32* %B_addr_13, align 4

]]></Node>
<StgValue><ssdm name="B_load_20"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %B_addr_14 = getelementptr [64 x i32]* %B, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
:41  %B_load_21 = load i32* %B_addr_14, align 4

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="137" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="6">
<![CDATA[
:41  %B_load_21 = load i32* %B_addr_14, align 4

]]></Node>
<StgValue><ssdm name="B_load_21"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %B_addr_15 = getelementptr [64 x i32]* %B, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
:43  %B_load_22 = load i32* %B_addr_15, align 4

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="6">
<![CDATA[
:43  %B_load_22 = load i32* %B_addr_15, align 4

]]></Node>
<StgValue><ssdm name="B_load_22"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %B_addr_16 = getelementptr [64 x i32]* %B, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="6">
<![CDATA[
:45  %B_load_23 = load i32* %B_addr_16, align 4

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="6">
<![CDATA[
:45  %B_load_23 = load i32* %B_addr_16, align 4

]]></Node>
<StgValue><ssdm name="B_load_23"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %B_addr_17 = getelementptr [64 x i32]* %B, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
:47  %B_load_24 = load i32* %B_addr_17, align 4

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="146" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
:47  %B_load_24 = load i32* %B_addr_17, align 4

]]></Node>
<StgValue><ssdm name="B_load_24"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %B_addr_18 = getelementptr [64 x i32]* %B, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
:49  %B_load_25 = load i32* %B_addr_18, align 4

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="149" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
:49  %B_load_25 = load i32* %B_addr_18, align 4

]]></Node>
<StgValue><ssdm name="B_load_25"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %B_addr_19 = getelementptr [64 x i32]* %B, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
:51  %B_load_26 = load i32* %B_addr_19, align 4

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="6">
<![CDATA[
:51  %B_load_26 = load i32* %B_addr_19, align 4

]]></Node>
<StgValue><ssdm name="B_load_26"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %B_addr_20 = getelementptr [64 x i32]* %B, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="B_addr_20"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
:53  %B_load_27 = load i32* %B_addr_20, align 4

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="155" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
:53  %B_load_27 = load i32* %B_addr_20, align 4

]]></Node>
<StgValue><ssdm name="B_load_27"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %B_addr_21 = getelementptr [64 x i32]* %B, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="B_addr_21"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
:55  %B_load_28 = load i32* %B_addr_21, align 4

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="158" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="6">
<![CDATA[
:55  %B_load_28 = load i32* %B_addr_21, align 4

]]></Node>
<StgValue><ssdm name="B_load_28"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %B_addr_22 = getelementptr [64 x i32]* %B, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="B_addr_22"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
:57  %B_load_29 = load i32* %B_addr_22, align 4

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="161" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
:57  %B_load_29 = load i32* %B_addr_22, align 4

]]></Node>
<StgValue><ssdm name="B_load_29"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %B_addr_23 = getelementptr [64 x i32]* %B, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="B_addr_23"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
:59  %B_load_30 = load i32* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="6">
<![CDATA[
:59  %B_load_30 = load i32* %B_addr_23, align 4

]]></Node>
<StgValue><ssdm name="B_load_30"/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %B_addr_24 = getelementptr [64 x i32]* %B, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_addr_24"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
:61  %B_load_31 = load i32* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="167" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="6">
<![CDATA[
:61  %B_load_31 = load i32* %B_addr_24, align 4

]]></Node>
<StgValue><ssdm name="B_load_31"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %B_addr_25 = getelementptr [64 x i32]* %B, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_addr_25"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="6">
<![CDATA[
:63  %B_load_32 = load i32* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="6">
<![CDATA[
:63  %B_load_32 = load i32* %B_addr_25, align 4

]]></Node>
<StgValue><ssdm name="B_load_32"/></StgValue>
</operation>

<operation id="171" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %B_addr_26 = getelementptr [64 x i32]* %B, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="B_addr_26"/></StgValue>
</operation>

<operation id="172" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
:65  %B_load_33 = load i32* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="173" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="6">
<![CDATA[
:65  %B_load_33 = load i32* %B_addr_26, align 4

]]></Node>
<StgValue><ssdm name="B_load_33"/></StgValue>
</operation>

<operation id="174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %B_addr_27 = getelementptr [64 x i32]* %B, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="B_addr_27"/></StgValue>
</operation>

<operation id="175" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
:67  %B_load_34 = load i32* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="176" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
:67  %B_load_34 = load i32* %B_addr_27, align 4

]]></Node>
<StgValue><ssdm name="B_load_34"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %B_addr_28 = getelementptr [64 x i32]* %B, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="B_addr_28"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
:69  %B_load_35 = load i32* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="179" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
:69  %B_load_35 = load i32* %B_addr_28, align 4

]]></Node>
<StgValue><ssdm name="B_load_35"/></StgValue>
</operation>

<operation id="180" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %B_addr_29 = getelementptr [64 x i32]* %B, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="B_addr_29"/></StgValue>
</operation>

<operation id="181" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
:71  %B_load_36 = load i32* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="182" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
:71  %B_load_36 = load i32* %B_addr_29, align 4

]]></Node>
<StgValue><ssdm name="B_load_36"/></StgValue>
</operation>

<operation id="183" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %B_addr_30 = getelementptr [64 x i32]* %B, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="B_addr_30"/></StgValue>
</operation>

<operation id="184" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
:73  %B_load_37 = load i32* %B_addr_30, align 4

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="185" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
:73  %B_load_37 = load i32* %B_addr_30, align 4

]]></Node>
<StgValue><ssdm name="B_load_37"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %B_addr_31 = getelementptr [64 x i32]* %B, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="B_addr_31"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
:75  %B_load_38 = load i32* %B_addr_31, align 4

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
:75  %B_load_38 = load i32* %B_addr_31, align 4

]]></Node>
<StgValue><ssdm name="B_load_38"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %B_addr_32 = getelementptr [64 x i32]* %B, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_addr_32"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
:77  %B_load_39 = load i32* %B_addr_32, align 4

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="191" st_id="34" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
:77  %B_load_39 = load i32* %B_addr_32, align 4

]]></Node>
<StgValue><ssdm name="B_load_39"/></StgValue>
</operation>

<operation id="192" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %B_addr_33 = getelementptr [64 x i32]* %B, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_addr_33"/></StgValue>
</operation>

<operation id="193" st_id="34" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
:79  %B_load_40 = load i32* %B_addr_33, align 4

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="194" st_id="35" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
:79  %B_load_40 = load i32* %B_addr_33, align 4

]]></Node>
<StgValue><ssdm name="B_load_40"/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %B_addr_34 = getelementptr [64 x i32]* %B, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="B_addr_34"/></StgValue>
</operation>

<operation id="196" st_id="35" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
:81  %B_load_41 = load i32* %B_addr_34, align 4

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="197" st_id="36" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
:81  %B_load_41 = load i32* %B_addr_34, align 4

]]></Node>
<StgValue><ssdm name="B_load_41"/></StgValue>
</operation>

<operation id="198" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %B_addr_35 = getelementptr [64 x i32]* %B, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="B_addr_35"/></StgValue>
</operation>

<operation id="199" st_id="36" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
:83  %B_load_42 = load i32* %B_addr_35, align 4

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="200" st_id="37" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
:83  %B_load_42 = load i32* %B_addr_35, align 4

]]></Node>
<StgValue><ssdm name="B_load_42"/></StgValue>
</operation>

<operation id="201" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %B_addr_36 = getelementptr [64 x i32]* %B, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="B_addr_36"/></StgValue>
</operation>

<operation id="202" st_id="37" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
:85  %B_load_43 = load i32* %B_addr_36, align 4

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="203" st_id="38" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
:85  %B_load_43 = load i32* %B_addr_36, align 4

]]></Node>
<StgValue><ssdm name="B_load_43"/></StgValue>
</operation>

<operation id="204" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %B_addr_37 = getelementptr [64 x i32]* %B, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="B_addr_37"/></StgValue>
</operation>

<operation id="205" st_id="38" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
:87  %B_load_44 = load i32* %B_addr_37, align 4

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="206" st_id="39" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
:87  %B_load_44 = load i32* %B_addr_37, align 4

]]></Node>
<StgValue><ssdm name="B_load_44"/></StgValue>
</operation>

<operation id="207" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %B_addr_38 = getelementptr [64 x i32]* %B, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="B_addr_38"/></StgValue>
</operation>

<operation id="208" st_id="39" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
:89  %B_load_45 = load i32* %B_addr_38, align 4

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="209" st_id="40" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
:89  %B_load_45 = load i32* %B_addr_38, align 4

]]></Node>
<StgValue><ssdm name="B_load_45"/></StgValue>
</operation>

<operation id="210" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %B_addr_39 = getelementptr [64 x i32]* %B, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="B_addr_39"/></StgValue>
</operation>

<operation id="211" st_id="40" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
:91  %B_load_46 = load i32* %B_addr_39, align 4

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="212" st_id="41" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
:91  %B_load_46 = load i32* %B_addr_39, align 4

]]></Node>
<StgValue><ssdm name="B_load_46"/></StgValue>
</operation>

<operation id="213" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %B_addr_40 = getelementptr [64 x i32]* %B, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_addr_40"/></StgValue>
</operation>

<operation id="214" st_id="41" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
:93  %B_load_47 = load i32* %B_addr_40, align 4

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="215" st_id="42" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
:93  %B_load_47 = load i32* %B_addr_40, align 4

]]></Node>
<StgValue><ssdm name="B_load_47"/></StgValue>
</operation>

<operation id="216" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %B_addr_41 = getelementptr [64 x i32]* %B, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_addr_41"/></StgValue>
</operation>

<operation id="217" st_id="42" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
:95  %B_load_48 = load i32* %B_addr_41, align 4

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="218" st_id="43" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
:95  %B_load_48 = load i32* %B_addr_41, align 4

]]></Node>
<StgValue><ssdm name="B_load_48"/></StgValue>
</operation>

<operation id="219" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %B_addr_42 = getelementptr [64 x i32]* %B, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="B_addr_42"/></StgValue>
</operation>

<operation id="220" st_id="43" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
:97  %B_load_49 = load i32* %B_addr_42, align 4

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="221" st_id="44" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
:97  %B_load_49 = load i32* %B_addr_42, align 4

]]></Node>
<StgValue><ssdm name="B_load_49"/></StgValue>
</operation>

<operation id="222" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %B_addr_43 = getelementptr [64 x i32]* %B, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="B_addr_43"/></StgValue>
</operation>

<operation id="223" st_id="44" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
:99  %B_load_50 = load i32* %B_addr_43, align 4

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="224" st_id="45" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
:99  %B_load_50 = load i32* %B_addr_43, align 4

]]></Node>
<StgValue><ssdm name="B_load_50"/></StgValue>
</operation>

<operation id="225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %B_addr_44 = getelementptr [64 x i32]* %B, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="B_addr_44"/></StgValue>
</operation>

<operation id="226" st_id="45" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
:101  %B_load_51 = load i32* %B_addr_44, align 4

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="227" st_id="46" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
:101  %B_load_51 = load i32* %B_addr_44, align 4

]]></Node>
<StgValue><ssdm name="B_load_51"/></StgValue>
</operation>

<operation id="228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %B_addr_45 = getelementptr [64 x i32]* %B, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="B_addr_45"/></StgValue>
</operation>

<operation id="229" st_id="46" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
:103  %B_load_52 = load i32* %B_addr_45, align 4

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="230" st_id="47" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
:103  %B_load_52 = load i32* %B_addr_45, align 4

]]></Node>
<StgValue><ssdm name="B_load_52"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %B_addr_46 = getelementptr [64 x i32]* %B, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="B_addr_46"/></StgValue>
</operation>

<operation id="232" st_id="47" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
:105  %B_load_53 = load i32* %B_addr_46, align 4

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="233" st_id="48" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
:105  %B_load_53 = load i32* %B_addr_46, align 4

]]></Node>
<StgValue><ssdm name="B_load_53"/></StgValue>
</operation>

<operation id="234" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %B_addr_47 = getelementptr [64 x i32]* %B, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="B_addr_47"/></StgValue>
</operation>

<operation id="235" st_id="48" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
:107  %B_load_54 = load i32* %B_addr_47, align 4

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="236" st_id="49" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
:107  %B_load_54 = load i32* %B_addr_47, align 4

]]></Node>
<StgValue><ssdm name="B_load_54"/></StgValue>
</operation>

<operation id="237" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %B_addr_48 = getelementptr [64 x i32]* %B, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_addr_48"/></StgValue>
</operation>

<operation id="238" st_id="49" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
:109  %B_load_55 = load i32* %B_addr_48, align 4

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="239" st_id="50" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
:109  %B_load_55 = load i32* %B_addr_48, align 4

]]></Node>
<StgValue><ssdm name="B_load_55"/></StgValue>
</operation>

<operation id="240" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %B_addr_49 = getelementptr [64 x i32]* %B, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_addr_49"/></StgValue>
</operation>

<operation id="241" st_id="50" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
:111  %B_load_56 = load i32* %B_addr_49, align 4

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="242" st_id="51" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
:111  %B_load_56 = load i32* %B_addr_49, align 4

]]></Node>
<StgValue><ssdm name="B_load_56"/></StgValue>
</operation>

<operation id="243" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %B_addr_50 = getelementptr [64 x i32]* %B, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="B_addr_50"/></StgValue>
</operation>

<operation id="244" st_id="51" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:113  %B_load_57 = load i32* %B_addr_50, align 4

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="245" st_id="52" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
:113  %B_load_57 = load i32* %B_addr_50, align 4

]]></Node>
<StgValue><ssdm name="B_load_57"/></StgValue>
</operation>

<operation id="246" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %B_addr_51 = getelementptr [64 x i32]* %B, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="B_addr_51"/></StgValue>
</operation>

<operation id="247" st_id="52" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:115  %B_load_58 = load i32* %B_addr_51, align 4

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="248" st_id="53" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
:115  %B_load_58 = load i32* %B_addr_51, align 4

]]></Node>
<StgValue><ssdm name="B_load_58"/></StgValue>
</operation>

<operation id="249" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %B_addr_52 = getelementptr [64 x i32]* %B, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="B_addr_52"/></StgValue>
</operation>

<operation id="250" st_id="53" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
:117  %B_load_59 = load i32* %B_addr_52, align 4

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="251" st_id="54" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
:117  %B_load_59 = load i32* %B_addr_52, align 4

]]></Node>
<StgValue><ssdm name="B_load_59"/></StgValue>
</operation>

<operation id="252" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %B_addr_53 = getelementptr [64 x i32]* %B, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="B_addr_53"/></StgValue>
</operation>

<operation id="253" st_id="54" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
:119  %B_load_60 = load i32* %B_addr_53, align 4

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="254" st_id="55" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
:119  %B_load_60 = load i32* %B_addr_53, align 4

]]></Node>
<StgValue><ssdm name="B_load_60"/></StgValue>
</operation>

<operation id="255" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %B_addr_54 = getelementptr [64 x i32]* %B, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="B_addr_54"/></StgValue>
</operation>

<operation id="256" st_id="55" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
:121  %B_load_61 = load i32* %B_addr_54, align 4

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="257" st_id="56" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
:121  %B_load_61 = load i32* %B_addr_54, align 4

]]></Node>
<StgValue><ssdm name="B_load_61"/></StgValue>
</operation>

<operation id="258" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %B_addr_55 = getelementptr [64 x i32]* %B, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="B_addr_55"/></StgValue>
</operation>

<operation id="259" st_id="56" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
:123  %B_load_62 = load i32* %B_addr_55, align 4

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="260" st_id="57" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
:123  %B_load_62 = load i32* %B_addr_55, align 4

]]></Node>
<StgValue><ssdm name="B_load_62"/></StgValue>
</operation>

<operation id="261" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %B_addr_56 = getelementptr [64 x i32]* %B, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_addr_56"/></StgValue>
</operation>

<operation id="262" st_id="57" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
:125  %B_load_63 = load i32* %B_addr_56, align 4

]]></Node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="263" st_id="58" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
:125  %B_load_63 = load i32* %B_addr_56, align 4

]]></Node>
<StgValue><ssdm name="B_load_63"/></StgValue>
</operation>

<operation id="264" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %B_addr_57 = getelementptr [64 x i32]* %B, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_addr_57"/></StgValue>
</operation>

<operation id="265" st_id="58" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
:127  %B_load_64 = load i32* %B_addr_57, align 4

]]></Node>
<StgValue><ssdm name="B_load_64"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="266" st_id="59" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
:127  %B_load_64 = load i32* %B_addr_57, align 4

]]></Node>
<StgValue><ssdm name="B_load_64"/></StgValue>
</operation>

<operation id="267" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %B_addr_58 = getelementptr [64 x i32]* %B, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="B_addr_58"/></StgValue>
</operation>

<operation id="268" st_id="59" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
:129  %B_load_65 = load i32* %B_addr_58, align 4

]]></Node>
<StgValue><ssdm name="B_load_65"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="269" st_id="60" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
:129  %B_load_65 = load i32* %B_addr_58, align 4

]]></Node>
<StgValue><ssdm name="B_load_65"/></StgValue>
</operation>

<operation id="270" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %B_addr_59 = getelementptr [64 x i32]* %B, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="B_addr_59"/></StgValue>
</operation>

<operation id="271" st_id="60" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
:131  %B_load_66 = load i32* %B_addr_59, align 4

]]></Node>
<StgValue><ssdm name="B_load_66"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="272" st_id="61" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
:131  %B_load_66 = load i32* %B_addr_59, align 4

]]></Node>
<StgValue><ssdm name="B_load_66"/></StgValue>
</operation>

<operation id="273" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %B_addr_60 = getelementptr [64 x i32]* %B, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="B_addr_60"/></StgValue>
</operation>

<operation id="274" st_id="61" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:133  %B_load_67 = load i32* %B_addr_60, align 4

]]></Node>
<StgValue><ssdm name="B_load_67"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="275" st_id="62" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
:133  %B_load_67 = load i32* %B_addr_60, align 4

]]></Node>
<StgValue><ssdm name="B_load_67"/></StgValue>
</operation>

<operation id="276" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %B_addr_61 = getelementptr [64 x i32]* %B, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="B_addr_61"/></StgValue>
</operation>

<operation id="277" st_id="62" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
:135  %B_load_68 = load i32* %B_addr_61, align 4

]]></Node>
<StgValue><ssdm name="B_load_68"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="278" st_id="63" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
:135  %B_load_68 = load i32* %B_addr_61, align 4

]]></Node>
<StgValue><ssdm name="B_load_68"/></StgValue>
</operation>

<operation id="279" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %B_addr_62 = getelementptr [64 x i32]* %B, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="B_addr_62"/></StgValue>
</operation>

<operation id="280" st_id="63" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
:137  %B_load_69 = load i32* %B_addr_62, align 4

]]></Node>
<StgValue><ssdm name="B_load_69"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="281" st_id="64" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
:137  %B_load_69 = load i32* %B_addr_62, align 4

]]></Node>
<StgValue><ssdm name="B_load_69"/></StgValue>
</operation>

<operation id="282" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %B_addr_63 = getelementptr [64 x i32]* %B, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="B_addr_63"/></StgValue>
</operation>

<operation id="283" st_id="64" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
:139  %B_load_70 = load i32* %B_addr_63, align 4

]]></Node>
<StgValue><ssdm name="B_load_70"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="284" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %A) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="285" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %B) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="286" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %result) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="287" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @calc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="288" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="289" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %A, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="290" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %A, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="291" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %B, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="292" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %B, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="293" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i32]* %result, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="294" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %result, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="295" st_id="65" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
:139  %B_load_70 = load i32* %B_addr_63, align 4

]]></Node>
<StgValue><ssdm name="B_load_70"/></StgValue>
</operation>

<operation id="296" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:140  br label %1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="297" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="298" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln15 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="299" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="300" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="301" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln15, label %.preheader.preheader, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="302" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="4">
<![CDATA[
hls_label_0:2  %trunc_ln20 = trunc i4 %i_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="303" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_0:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln20, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="304" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:4  %zext_ln20 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="305" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:5  %A_addr = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="306" st_id="66" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:6  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="307" st_id="67" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:6  %A_load = load i32* %A_addr, align 4

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="308" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:8  %or_ln20 = or i6 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="309" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:9  %zext_ln20_1 = zext i6 %or_ln20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="310" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:10  %A_addr_1 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="311" st_id="67" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:11  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="312" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:7  %mul_ln20 = mul nsw i32 %B_load, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="313" st_id="68" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:11  %A_load_1 = load i32* %A_addr_1, align 4

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="314" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:13  %or_ln20_1 = or i6 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln20_1"/></StgValue>
</operation>

<operation id="315" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:14  %zext_ln20_2 = zext i6 %or_ln20_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="316" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:15  %A_addr_2 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="317" st_id="68" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:16  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="318" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:52  %mul_ln20_8 = mul nsw i32 %B_load_15, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="319" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:69  %mul_ln20_16 = mul nsw i32 %B_load_23, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="320" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:86  %mul_ln20_24 = mul nsw i32 %B_load_31, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_24"/></StgValue>
</operation>

<operation id="321" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:103  %mul_ln20_32 = mul nsw i32 %B_load_39, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_32"/></StgValue>
</operation>

<operation id="322" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:120  %mul_ln20_40 = mul nsw i32 %B_load_47, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_40"/></StgValue>
</operation>

<operation id="323" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:137  %mul_ln20_48 = mul nsw i32 %B_load_55, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_48"/></StgValue>
</operation>

<operation id="324" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:154  %mul_ln20_56 = mul nsw i32 %B_load_63, %A_load

]]></Node>
<StgValue><ssdm name="mul_ln20_56"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="325" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %mul_ln20_1 = mul nsw i32 %B_load_8, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="326" st_id="69" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:16  %A_load_2 = load i32* %A_addr_2, align 4

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="327" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:18  %or_ln20_2 = or i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln20_2"/></StgValue>
</operation>

<operation id="328" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:19  %zext_ln20_3 = zext i6 %or_ln20_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_3"/></StgValue>
</operation>

<operation id="329" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:20  %A_addr_3 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_3

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="330" st_id="69" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:21  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="331" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:53  %mul_ln20_9 = mul nsw i32 %B_load_16, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="332" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:70  %mul_ln20_17 = mul nsw i32 %B_load_24, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="333" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:87  %mul_ln20_25 = mul nsw i32 %B_load_32, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_25"/></StgValue>
</operation>

<operation id="334" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:104  %mul_ln20_33 = mul nsw i32 %B_load_40, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_33"/></StgValue>
</operation>

<operation id="335" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:121  %mul_ln20_41 = mul nsw i32 %B_load_48, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_41"/></StgValue>
</operation>

<operation id="336" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:138  %mul_ln20_49 = mul nsw i32 %B_load_56, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_49"/></StgValue>
</operation>

<operation id="337" st_id="69" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:155  %mul_ln20_57 = mul nsw i32 %B_load_64, %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln20_57"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="338" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:17  %mul_ln20_2 = mul nsw i32 %B_load_9, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="339" st_id="70" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:21  %A_load_3 = load i32* %A_addr_3, align 4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="340" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:23  %or_ln20_3 = or i6 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln20_3"/></StgValue>
</operation>

<operation id="341" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:24  %zext_ln20_4 = zext i6 %or_ln20_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_4"/></StgValue>
</operation>

<operation id="342" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:25  %A_addr_4 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_4

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="343" st_id="70" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:26  %A_load_4 = load i32* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="344" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:43  %add_ln20 = add i32 %mul_ln20_1, %mul_ln20

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="345" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:54  %mul_ln20_10 = mul nsw i32 %B_load_17, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="346" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:60  %add_ln20_7 = add i32 %mul_ln20_9, %mul_ln20_8

]]></Node>
<StgValue><ssdm name="add_ln20_7"/></StgValue>
</operation>

<operation id="347" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:71  %mul_ln20_18 = mul nsw i32 %B_load_25, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>

<operation id="348" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:77  %add_ln20_14 = add i32 %mul_ln20_17, %mul_ln20_16

]]></Node>
<StgValue><ssdm name="add_ln20_14"/></StgValue>
</operation>

<operation id="349" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:88  %mul_ln20_26 = mul nsw i32 %B_load_33, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_26"/></StgValue>
</operation>

<operation id="350" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:94  %add_ln20_21 = add i32 %mul_ln20_25, %mul_ln20_24

]]></Node>
<StgValue><ssdm name="add_ln20_21"/></StgValue>
</operation>

<operation id="351" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:105  %mul_ln20_34 = mul nsw i32 %B_load_41, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_34"/></StgValue>
</operation>

<operation id="352" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:111  %add_ln20_28 = add i32 %mul_ln20_33, %mul_ln20_32

]]></Node>
<StgValue><ssdm name="add_ln20_28"/></StgValue>
</operation>

<operation id="353" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:122  %mul_ln20_42 = mul nsw i32 %B_load_49, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_42"/></StgValue>
</operation>

<operation id="354" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:128  %add_ln20_35 = add i32 %mul_ln20_41, %mul_ln20_40

]]></Node>
<StgValue><ssdm name="add_ln20_35"/></StgValue>
</operation>

<operation id="355" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:139  %mul_ln20_50 = mul nsw i32 %B_load_57, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_50"/></StgValue>
</operation>

<operation id="356" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:145  %add_ln20_42 = add i32 %mul_ln20_49, %mul_ln20_48

]]></Node>
<StgValue><ssdm name="add_ln20_42"/></StgValue>
</operation>

<operation id="357" st_id="70" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:156  %mul_ln20_58 = mul nsw i32 %B_load_65, %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln20_58"/></StgValue>
</operation>

<operation id="358" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:162  %add_ln20_49 = add i32 %mul_ln20_57, %mul_ln20_56

]]></Node>
<StgValue><ssdm name="add_ln20_49"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="359" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:22  %mul_ln20_3 = mul nsw i32 %B_load_10, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="360" st_id="71" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:26  %A_load_4 = load i32* %A_addr_4, align 4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="361" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:28  %or_ln20_4 = or i6 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln20_4"/></StgValue>
</operation>

<operation id="362" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:29  %zext_ln20_5 = zext i6 %or_ln20_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_5"/></StgValue>
</operation>

<operation id="363" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:30  %A_addr_5 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_5

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="364" st_id="71" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:31  %A_load_5 = load i32* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="365" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:55  %mul_ln20_11 = mul nsw i32 %B_load_18, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="366" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:72  %mul_ln20_19 = mul nsw i32 %B_load_26, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>

<operation id="367" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:89  %mul_ln20_27 = mul nsw i32 %B_load_34, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_27"/></StgValue>
</operation>

<operation id="368" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:106  %mul_ln20_35 = mul nsw i32 %B_load_42, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_35"/></StgValue>
</operation>

<operation id="369" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:123  %mul_ln20_43 = mul nsw i32 %B_load_50, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_43"/></StgValue>
</operation>

<operation id="370" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:140  %mul_ln20_51 = mul nsw i32 %B_load_58, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_51"/></StgValue>
</operation>

<operation id="371" st_id="71" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:157  %mul_ln20_59 = mul nsw i32 %B_load_66, %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln20_59"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="372" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:27  %mul_ln20_4 = mul nsw i32 %B_load_11, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="373" st_id="72" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:31  %A_load_5 = load i32* %A_addr_5, align 4

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="374" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:33  %or_ln20_5 = or i6 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln20_5"/></StgValue>
</operation>

<operation id="375" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:34  %zext_ln20_6 = zext i6 %or_ln20_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_6"/></StgValue>
</operation>

<operation id="376" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:35  %A_addr_6 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_6

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="377" st_id="72" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:36  %A_load_6 = load i32* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="378" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:44  %add_ln20_1 = add i32 %mul_ln20_3, %mul_ln20_2

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="379" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:45  %add_ln20_2 = add i32 %add_ln20, %add_ln20_1

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="380" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:56  %mul_ln20_12 = mul nsw i32 %B_load_19, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="381" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:61  %add_ln20_8 = add i32 %mul_ln20_11, %mul_ln20_10

]]></Node>
<StgValue><ssdm name="add_ln20_8"/></StgValue>
</operation>

<operation id="382" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:62  %add_ln20_9 = add i32 %add_ln20_7, %add_ln20_8

]]></Node>
<StgValue><ssdm name="add_ln20_9"/></StgValue>
</operation>

<operation id="383" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:73  %mul_ln20_20 = mul nsw i32 %B_load_27, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_20"/></StgValue>
</operation>

<operation id="384" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:78  %add_ln20_15 = add i32 %mul_ln20_19, %mul_ln20_18

]]></Node>
<StgValue><ssdm name="add_ln20_15"/></StgValue>
</operation>

<operation id="385" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:79  %add_ln20_16 = add i32 %add_ln20_14, %add_ln20_15

]]></Node>
<StgValue><ssdm name="add_ln20_16"/></StgValue>
</operation>

<operation id="386" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:90  %mul_ln20_28 = mul nsw i32 %B_load_35, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_28"/></StgValue>
</operation>

<operation id="387" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:95  %add_ln20_22 = add i32 %mul_ln20_27, %mul_ln20_26

]]></Node>
<StgValue><ssdm name="add_ln20_22"/></StgValue>
</operation>

<operation id="388" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:96  %add_ln20_23 = add i32 %add_ln20_21, %add_ln20_22

]]></Node>
<StgValue><ssdm name="add_ln20_23"/></StgValue>
</operation>

<operation id="389" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:107  %mul_ln20_36 = mul nsw i32 %B_load_43, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_36"/></StgValue>
</operation>

<operation id="390" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:112  %add_ln20_29 = add i32 %mul_ln20_35, %mul_ln20_34

]]></Node>
<StgValue><ssdm name="add_ln20_29"/></StgValue>
</operation>

<operation id="391" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:113  %add_ln20_30 = add i32 %add_ln20_28, %add_ln20_29

]]></Node>
<StgValue><ssdm name="add_ln20_30"/></StgValue>
</operation>

<operation id="392" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:124  %mul_ln20_44 = mul nsw i32 %B_load_51, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_44"/></StgValue>
</operation>

<operation id="393" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:129  %add_ln20_36 = add i32 %mul_ln20_43, %mul_ln20_42

]]></Node>
<StgValue><ssdm name="add_ln20_36"/></StgValue>
</operation>

<operation id="394" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:130  %add_ln20_37 = add i32 %add_ln20_35, %add_ln20_36

]]></Node>
<StgValue><ssdm name="add_ln20_37"/></StgValue>
</operation>

<operation id="395" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:141  %mul_ln20_52 = mul nsw i32 %B_load_59, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_52"/></StgValue>
</operation>

<operation id="396" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:146  %add_ln20_43 = add i32 %mul_ln20_51, %mul_ln20_50

]]></Node>
<StgValue><ssdm name="add_ln20_43"/></StgValue>
</operation>

<operation id="397" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:147  %add_ln20_44 = add i32 %add_ln20_42, %add_ln20_43

]]></Node>
<StgValue><ssdm name="add_ln20_44"/></StgValue>
</operation>

<operation id="398" st_id="72" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:158  %mul_ln20_60 = mul nsw i32 %B_load_67, %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln20_60"/></StgValue>
</operation>

<operation id="399" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:163  %add_ln20_50 = add i32 %mul_ln20_59, %mul_ln20_58

]]></Node>
<StgValue><ssdm name="add_ln20_50"/></StgValue>
</operation>

<operation id="400" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:164  %add_ln20_51 = add i32 %add_ln20_49, %add_ln20_50

]]></Node>
<StgValue><ssdm name="add_ln20_51"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="401" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:32  %mul_ln20_5 = mul nsw i32 %B_load_12, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="402" st_id="73" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:36  %A_load_6 = load i32* %A_addr_6, align 4

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="403" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:38  %or_ln20_6 = or i6 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln20_6"/></StgValue>
</operation>

<operation id="404" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="6">
<![CDATA[
hls_label_0:39  %zext_ln20_7 = zext i6 %or_ln20_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln20_7"/></StgValue>
</operation>

<operation id="405" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:40  %A_addr_7 = getelementptr [64 x i32]* %A, i64 0, i64 %zext_ln20_7

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="406" st_id="73" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:41  %A_load_7 = load i32* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="407" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:57  %mul_ln20_13 = mul nsw i32 %B_load_20, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="408" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:74  %mul_ln20_21 = mul nsw i32 %B_load_28, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_21"/></StgValue>
</operation>

<operation id="409" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:91  %mul_ln20_29 = mul nsw i32 %B_load_36, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_29"/></StgValue>
</operation>

<operation id="410" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:108  %mul_ln20_37 = mul nsw i32 %B_load_44, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_37"/></StgValue>
</operation>

<operation id="411" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:125  %mul_ln20_45 = mul nsw i32 %B_load_52, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_45"/></StgValue>
</operation>

<operation id="412" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:142  %mul_ln20_53 = mul nsw i32 %B_load_60, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_53"/></StgValue>
</operation>

<operation id="413" st_id="73" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:159  %mul_ln20_61 = mul nsw i32 %B_load_68, %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln20_61"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="414" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:37  %mul_ln20_6 = mul nsw i32 %B_load_13, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="415" st_id="74" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="6">
<![CDATA[
hls_label_0:41  %A_load_7 = load i32* %A_addr_7, align 4

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="416" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:46  %add_ln20_3 = add i32 %mul_ln20_5, %mul_ln20_4

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="417" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:58  %mul_ln20_14 = mul nsw i32 %B_load_21, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="418" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:63  %add_ln20_10 = add i32 %mul_ln20_13, %mul_ln20_12

]]></Node>
<StgValue><ssdm name="add_ln20_10"/></StgValue>
</operation>

<operation id="419" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:75  %mul_ln20_22 = mul nsw i32 %B_load_29, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_22"/></StgValue>
</operation>

<operation id="420" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:80  %add_ln20_17 = add i32 %mul_ln20_21, %mul_ln20_20

]]></Node>
<StgValue><ssdm name="add_ln20_17"/></StgValue>
</operation>

<operation id="421" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:92  %mul_ln20_30 = mul nsw i32 %B_load_37, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_30"/></StgValue>
</operation>

<operation id="422" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:97  %add_ln20_24 = add i32 %mul_ln20_29, %mul_ln20_28

]]></Node>
<StgValue><ssdm name="add_ln20_24"/></StgValue>
</operation>

<operation id="423" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:109  %mul_ln20_38 = mul nsw i32 %B_load_45, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_38"/></StgValue>
</operation>

<operation id="424" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:114  %add_ln20_31 = add i32 %mul_ln20_37, %mul_ln20_36

]]></Node>
<StgValue><ssdm name="add_ln20_31"/></StgValue>
</operation>

<operation id="425" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:126  %mul_ln20_46 = mul nsw i32 %B_load_53, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_46"/></StgValue>
</operation>

<operation id="426" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:131  %add_ln20_38 = add i32 %mul_ln20_45, %mul_ln20_44

]]></Node>
<StgValue><ssdm name="add_ln20_38"/></StgValue>
</operation>

<operation id="427" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:143  %mul_ln20_54 = mul nsw i32 %B_load_61, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_54"/></StgValue>
</operation>

<operation id="428" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:148  %add_ln20_45 = add i32 %mul_ln20_53, %mul_ln20_52

]]></Node>
<StgValue><ssdm name="add_ln20_45"/></StgValue>
</operation>

<operation id="429" st_id="74" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:160  %mul_ln20_62 = mul nsw i32 %B_load_69, %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln20_62"/></StgValue>
</operation>

<operation id="430" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:165  %add_ln20_52 = add i32 %mul_ln20_61, %mul_ln20_60

]]></Node>
<StgValue><ssdm name="add_ln20_52"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="431" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:42  %mul_ln20_7 = mul nsw i32 %B_load_14, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="432" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:59  %mul_ln20_15 = mul nsw i32 %B_load_22, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="433" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:76  %mul_ln20_23 = mul nsw i32 %B_load_30, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_23"/></StgValue>
</operation>

<operation id="434" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:93  %mul_ln20_31 = mul nsw i32 %B_load_38, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_31"/></StgValue>
</operation>

<operation id="435" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:110  %mul_ln20_39 = mul nsw i32 %B_load_46, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_39"/></StgValue>
</operation>

<operation id="436" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:127  %mul_ln20_47 = mul nsw i32 %B_load_54, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_47"/></StgValue>
</operation>

<operation id="437" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:144  %mul_ln20_55 = mul nsw i32 %B_load_62, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_55"/></StgValue>
</operation>

<operation id="438" st_id="75" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:161  %mul_ln20_63 = mul nsw i32 %B_load_70, %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln20_63"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="439" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:47  %add_ln20_4 = add i32 %mul_ln20_7, %mul_ln20_6

]]></Node>
<StgValue><ssdm name="add_ln20_4"/></StgValue>
</operation>

<operation id="440" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:48  %add_ln20_5 = add i32 %add_ln20_3, %add_ln20_4

]]></Node>
<StgValue><ssdm name="add_ln20_5"/></StgValue>
</operation>

<operation id="441" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:49  %add_ln20_6 = add nsw i32 %add_ln20_2, %add_ln20_5

]]></Node>
<StgValue><ssdm name="add_ln20_6"/></StgValue>
</operation>

<operation id="442" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:64  %add_ln20_11 = add i32 %mul_ln20_15, %mul_ln20_14

]]></Node>
<StgValue><ssdm name="add_ln20_11"/></StgValue>
</operation>

<operation id="443" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:65  %add_ln20_12 = add i32 %add_ln20_10, %add_ln20_11

]]></Node>
<StgValue><ssdm name="add_ln20_12"/></StgValue>
</operation>

<operation id="444" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:66  %add_ln20_13 = add nsw i32 %add_ln20_9, %add_ln20_12

]]></Node>
<StgValue><ssdm name="add_ln20_13"/></StgValue>
</operation>

<operation id="445" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:81  %add_ln20_18 = add i32 %mul_ln20_23, %mul_ln20_22

]]></Node>
<StgValue><ssdm name="add_ln20_18"/></StgValue>
</operation>

<operation id="446" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:82  %add_ln20_19 = add i32 %add_ln20_17, %add_ln20_18

]]></Node>
<StgValue><ssdm name="add_ln20_19"/></StgValue>
</operation>

<operation id="447" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:83  %add_ln20_20 = add nsw i32 %add_ln20_16, %add_ln20_19

]]></Node>
<StgValue><ssdm name="add_ln20_20"/></StgValue>
</operation>

<operation id="448" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:98  %add_ln20_25 = add i32 %mul_ln20_31, %mul_ln20_30

]]></Node>
<StgValue><ssdm name="add_ln20_25"/></StgValue>
</operation>

<operation id="449" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %add_ln20_26 = add i32 %add_ln20_24, %add_ln20_25

]]></Node>
<StgValue><ssdm name="add_ln20_26"/></StgValue>
</operation>

<operation id="450" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:100  %add_ln20_27 = add nsw i32 %add_ln20_23, %add_ln20_26

]]></Node>
<StgValue><ssdm name="add_ln20_27"/></StgValue>
</operation>

<operation id="451" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:115  %add_ln20_32 = add i32 %mul_ln20_39, %mul_ln20_38

]]></Node>
<StgValue><ssdm name="add_ln20_32"/></StgValue>
</operation>

<operation id="452" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:116  %add_ln20_33 = add i32 %add_ln20_31, %add_ln20_32

]]></Node>
<StgValue><ssdm name="add_ln20_33"/></StgValue>
</operation>

<operation id="453" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:117  %add_ln20_34 = add nsw i32 %add_ln20_30, %add_ln20_33

]]></Node>
<StgValue><ssdm name="add_ln20_34"/></StgValue>
</operation>

<operation id="454" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:132  %add_ln20_39 = add i32 %mul_ln20_47, %mul_ln20_46

]]></Node>
<StgValue><ssdm name="add_ln20_39"/></StgValue>
</operation>

<operation id="455" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:133  %add_ln20_40 = add i32 %add_ln20_38, %add_ln20_39

]]></Node>
<StgValue><ssdm name="add_ln20_40"/></StgValue>
</operation>

<operation id="456" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:134  %add_ln20_41 = add nsw i32 %add_ln20_37, %add_ln20_40

]]></Node>
<StgValue><ssdm name="add_ln20_41"/></StgValue>
</operation>

<operation id="457" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:149  %add_ln20_46 = add i32 %mul_ln20_55, %mul_ln20_54

]]></Node>
<StgValue><ssdm name="add_ln20_46"/></StgValue>
</operation>

<operation id="458" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:150  %add_ln20_47 = add i32 %add_ln20_45, %add_ln20_46

]]></Node>
<StgValue><ssdm name="add_ln20_47"/></StgValue>
</operation>

<operation id="459" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:151  %add_ln20_48 = add nsw i32 %add_ln20_44, %add_ln20_47

]]></Node>
<StgValue><ssdm name="add_ln20_48"/></StgValue>
</operation>

<operation id="460" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:166  %add_ln20_53 = add i32 %mul_ln20_63, %mul_ln20_62

]]></Node>
<StgValue><ssdm name="add_ln20_53"/></StgValue>
</operation>

<operation id="461" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:167  %add_ln20_54 = add i32 %add_ln20_52, %add_ln20_53

]]></Node>
<StgValue><ssdm name="add_ln20_54"/></StgValue>
</operation>

<operation id="462" st_id="76" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:168  %add_ln20_55 = add nsw i32 %add_ln20_51, %add_ln20_54

]]></Node>
<StgValue><ssdm name="add_ln20_55"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="463" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:50  %tmp_addr = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="464" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:51  store i32 %add_ln20_6, i32* %tmp_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="465" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:67  %tmp_addr_8 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="tmp_addr_8"/></StgValue>
</operation>

<operation id="466" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:68  store i32 %add_ln20_13, i32* %tmp_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="467" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:84  %tmp_addr_9 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="tmp_addr_9"/></StgValue>
</operation>

<operation id="468" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:85  store i32 %add_ln20_20, i32* %tmp_addr_9, align 8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="469" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:101  %tmp_addr_10 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_3

]]></Node>
<StgValue><ssdm name="tmp_addr_10"/></StgValue>
</operation>

<operation id="470" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:102  store i32 %add_ln20_27, i32* %tmp_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="471" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:118  %tmp_addr_11 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_4

]]></Node>
<StgValue><ssdm name="tmp_addr_11"/></StgValue>
</operation>

<operation id="472" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:119  store i32 %add_ln20_34, i32* %tmp_addr_11, align 16

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:135  %tmp_addr_12 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_5

]]></Node>
<StgValue><ssdm name="tmp_addr_12"/></StgValue>
</operation>

<operation id="474" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:136  store i32 %add_ln20_41, i32* %tmp_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="475" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="476" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="477" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:152  %tmp_addr_13 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_6

]]></Node>
<StgValue><ssdm name="tmp_addr_13"/></StgValue>
</operation>

<operation id="478" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:153  store i32 %add_ln20_48, i32* %tmp_addr_13, align 8

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="479" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:169  %tmp_addr_14 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln20_7

]]></Node>
<StgValue><ssdm name="tmp_addr_14"/></StgValue>
</operation>

<operation id="480" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_0:170  store i32 %add_ln20_55, i32* %tmp_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="481" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:171  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="482" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:172  br label %1

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="483" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="484" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %k1_0 = phi i4 [ %k, %hls_label_1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="485" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln28 = icmp eq i4 %k1_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="486" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="487" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %k = add i4 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="488" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln28, label %2, label %hls_label_1

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="489" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="4">
<![CDATA[
hls_label_1:2  %trunc_ln31 = trunc i4 %k1_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="490" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1:3  %shl_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="491" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:4  %zext_ln31 = zext i6 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="492" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:5  %tmp_addr_15 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="tmp_addr_15"/></StgValue>
</operation>

<operation id="493" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:6  %empty_8 = load i32* %tmp_addr_15, align 16

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="494" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:7  %B_addr_64 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="B_addr_64"/></StgValue>
</operation>

<operation id="495" st_id="82" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:8  %B_load_71 = load i32* %B_addr_64, align 4

]]></Node>
<StgValue><ssdm name="B_load_71"/></StgValue>
</operation>

<operation id="496" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:12  %or_ln31 = or i6 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="497" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:13  %zext_ln31_1 = zext i6 %or_ln31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="498" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:14  %tmp_addr_1 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="499" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:15  %empty_9 = load i32* %tmp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="500" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:6  %empty_8 = load i32* %tmp_addr_15, align 16

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="501" st_id="83" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:8  %B_load_71 = load i32* %B_addr_64, align 4

]]></Node>
<StgValue><ssdm name="B_load_71"/></StgValue>
</operation>

<operation id="502" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:9  %sub_ln31 = sub nsw i32 %empty_8, %B_load_71

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="503" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:10  %result_addr = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="504" st_id="83" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:11  store i32 %sub_ln31, i32* %result_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="505" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:15  %empty_9 = load i32* %tmp_addr_1, align 4

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="506" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:16  %B_addr_65 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="B_addr_65"/></StgValue>
</operation>

<operation id="507" st_id="83" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:17  %B_load_1 = load i32* %B_addr_65, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="508" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:21  %or_ln31_1 = or i6 %shl_ln1, 2

]]></Node>
<StgValue><ssdm name="or_ln31_1"/></StgValue>
</operation>

<operation id="509" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:22  %zext_ln31_2 = zext i6 %or_ln31_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="510" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:23  %tmp_addr_2 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="511" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:24  %empty_10 = load i32* %tmp_addr_2, align 8

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="512" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:30  %or_ln31_2 = or i6 %shl_ln1, 3

]]></Node>
<StgValue><ssdm name="or_ln31_2"/></StgValue>
</operation>

<operation id="513" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:31  %zext_ln31_3 = zext i6 %or_ln31_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="514" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:32  %tmp_addr_3 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="tmp_addr_3"/></StgValue>
</operation>

<operation id="515" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:33  %empty_11 = load i32* %tmp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="516" st_id="84" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:17  %B_load_1 = load i32* %B_addr_65, align 4

]]></Node>
<StgValue><ssdm name="B_load_1"/></StgValue>
</operation>

<operation id="517" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:18  %sub_ln31_1 = sub nsw i32 %empty_9, %B_load_1

]]></Node>
<StgValue><ssdm name="sub_ln31_1"/></StgValue>
</operation>

<operation id="518" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:19  %result_addr_1 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="result_addr_1"/></StgValue>
</operation>

<operation id="519" st_id="84" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:20  store i32 %sub_ln31_1, i32* %result_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="520" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:24  %empty_10 = load i32* %tmp_addr_2, align 8

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="521" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:25  %B_addr_66 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="B_addr_66"/></StgValue>
</operation>

<operation id="522" st_id="84" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:26  %B_load_2 = load i32* %B_addr_66, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="523" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:33  %empty_11 = load i32* %tmp_addr_3, align 4

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="524" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:39  %or_ln31_3 = or i6 %shl_ln1, 4

]]></Node>
<StgValue><ssdm name="or_ln31_3"/></StgValue>
</operation>

<operation id="525" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:40  %zext_ln31_4 = zext i6 %or_ln31_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_4"/></StgValue>
</operation>

<operation id="526" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:41  %tmp_addr_4 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="tmp_addr_4"/></StgValue>
</operation>

<operation id="527" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:42  %empty_12 = load i32* %tmp_addr_4, align 16

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="528" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:48  %or_ln31_4 = or i6 %shl_ln1, 5

]]></Node>
<StgValue><ssdm name="or_ln31_4"/></StgValue>
</operation>

<operation id="529" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:49  %zext_ln31_5 = zext i6 %or_ln31_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_5"/></StgValue>
</operation>

<operation id="530" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:50  %tmp_addr_5 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="tmp_addr_5"/></StgValue>
</operation>

<operation id="531" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:51  %empty_13 = load i32* %tmp_addr_5, align 4

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="532" st_id="85" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:26  %B_load_2 = load i32* %B_addr_66, align 4

]]></Node>
<StgValue><ssdm name="B_load_2"/></StgValue>
</operation>

<operation id="533" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:27  %sub_ln31_2 = sub nsw i32 %empty_10, %B_load_2

]]></Node>
<StgValue><ssdm name="sub_ln31_2"/></StgValue>
</operation>

<operation id="534" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:28  %result_addr_2 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="result_addr_2"/></StgValue>
</operation>

<operation id="535" st_id="85" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:29  store i32 %sub_ln31_2, i32* %result_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="536" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:34  %B_addr_67 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="B_addr_67"/></StgValue>
</operation>

<operation id="537" st_id="85" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:35  %B_load_3 = load i32* %B_addr_67, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="538" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:42  %empty_12 = load i32* %tmp_addr_4, align 16

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="539" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:51  %empty_13 = load i32* %tmp_addr_5, align 4

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="540" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:57  %or_ln31_5 = or i6 %shl_ln1, 6

]]></Node>
<StgValue><ssdm name="or_ln31_5"/></StgValue>
</operation>

<operation id="541" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:58  %zext_ln31_6 = zext i6 %or_ln31_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_6"/></StgValue>
</operation>

<operation id="542" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:59  %tmp_addr_6 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="tmp_addr_6"/></StgValue>
</operation>

<operation id="543" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:60  %empty_14 = load i32* %tmp_addr_6, align 8

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="544" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1:66  %or_ln31_6 = or i6 %shl_ln1, 7

]]></Node>
<StgValue><ssdm name="or_ln31_6"/></StgValue>
</operation>

<operation id="545" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="6">
<![CDATA[
hls_label_1:67  %zext_ln31_7 = zext i6 %or_ln31_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_7"/></StgValue>
</operation>

<operation id="546" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:68  %tmp_addr_7 = getelementptr inbounds [64 x i32]* %tmp, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="tmp_addr_7"/></StgValue>
</operation>

<operation id="547" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:69  %empty_15 = load i32* %tmp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="548" st_id="86" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:35  %B_load_3 = load i32* %B_addr_67, align 4

]]></Node>
<StgValue><ssdm name="B_load_3"/></StgValue>
</operation>

<operation id="549" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:36  %sub_ln31_3 = sub nsw i32 %empty_11, %B_load_3

]]></Node>
<StgValue><ssdm name="sub_ln31_3"/></StgValue>
</operation>

<operation id="550" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:37  %result_addr_3 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="result_addr_3"/></StgValue>
</operation>

<operation id="551" st_id="86" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:38  store i32 %sub_ln31_3, i32* %result_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="552" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:43  %B_addr_68 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="B_addr_68"/></StgValue>
</operation>

<operation id="553" st_id="86" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:44  %B_load_4 = load i32* %B_addr_68, align 4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="554" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:60  %empty_14 = load i32* %tmp_addr_6, align 8

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="555" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:69  %empty_15 = load i32* %tmp_addr_7, align 4

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="556" st_id="87" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:44  %B_load_4 = load i32* %B_addr_68, align 4

]]></Node>
<StgValue><ssdm name="B_load_4"/></StgValue>
</operation>

<operation id="557" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:45  %sub_ln31_4 = sub nsw i32 %empty_12, %B_load_4

]]></Node>
<StgValue><ssdm name="sub_ln31_4"/></StgValue>
</operation>

<operation id="558" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:46  %result_addr_4 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_4

]]></Node>
<StgValue><ssdm name="result_addr_4"/></StgValue>
</operation>

<operation id="559" st_id="87" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:47  store i32 %sub_ln31_4, i32* %result_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="560" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:52  %B_addr_69 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="B_addr_69"/></StgValue>
</operation>

<operation id="561" st_id="87" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:53  %B_load_5 = load i32* %B_addr_69, align 4

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="562" st_id="88" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:53  %B_load_5 = load i32* %B_addr_69, align 4

]]></Node>
<StgValue><ssdm name="B_load_5"/></StgValue>
</operation>

<operation id="563" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:54  %sub_ln31_5 = sub nsw i32 %empty_13, %B_load_5

]]></Node>
<StgValue><ssdm name="sub_ln31_5"/></StgValue>
</operation>

<operation id="564" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:55  %result_addr_5 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_5

]]></Node>
<StgValue><ssdm name="result_addr_5"/></StgValue>
</operation>

<operation id="565" st_id="88" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:56  store i32 %sub_ln31_5, i32* %result_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="566" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:61  %B_addr_70 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="B_addr_70"/></StgValue>
</operation>

<operation id="567" st_id="88" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:62  %B_load_6 = load i32* %B_addr_70, align 4

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="568" st_id="89" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:62  %B_load_6 = load i32* %B_addr_70, align 4

]]></Node>
<StgValue><ssdm name="B_load_6"/></StgValue>
</operation>

<operation id="569" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:63  %sub_ln31_6 = sub nsw i32 %empty_14, %B_load_6

]]></Node>
<StgValue><ssdm name="sub_ln31_6"/></StgValue>
</operation>

<operation id="570" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:64  %result_addr_6 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_6

]]></Node>
<StgValue><ssdm name="result_addr_6"/></StgValue>
</operation>

<operation id="571" st_id="89" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:65  store i32 %sub_ln31_6, i32* %result_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="572" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:70  %B_addr_71 = getelementptr [64 x i32]* %B, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="B_addr_71"/></StgValue>
</operation>

<operation id="573" st_id="89" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:71  %B_load_7 = load i32* %B_addr_71, align 4

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="574" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="575" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="576" st_id="90" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="6">
<![CDATA[
hls_label_1:71  %B_load_7 = load i32* %B_addr_71, align 4

]]></Node>
<StgValue><ssdm name="B_load_7"/></StgValue>
</operation>

<operation id="577" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1:72  %sub_ln31_7 = sub nsw i32 %empty_15, %B_load_7

]]></Node>
<StgValue><ssdm name="sub_ln31_7"/></StgValue>
</operation>

<operation id="578" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1:73  %result_addr_7 = getelementptr [64 x i32]* %result, i64 0, i64 %zext_ln31_7

]]></Node>
<StgValue><ssdm name="result_addr_7"/></StgValue>
</operation>

<operation id="579" st_id="90" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
hls_label_1:74  store i32 %sub_ln31_7, i32* %result_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="580" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1:75  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="581" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1:76  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="582" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
