TimeQuest Timing Analyzer report for M3
Thu Jun 18 20:40:19 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Setup Summary
  8. Hold Summary
  9. Recovery Summary
 10. Removal Summary
 11. Minimum Pulse Width Summary
 12. Setup: 'FPGA_CLK'
 13. Hold: 'FPGA_CLK'
 14. Recovery: 'FPGA_CLK'
 15. Removal: 'FPGA_CLK'
 16. Minimum Pulse Width: 'FPGA_CLK'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Setup Transfers
 24. Hold Transfers
 25. Recovery Transfers
 26. Removal Transfers
 27. Report TCCS
 28. Report RSKM
 29. Unconstrained Paths
 30. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name      ; M3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C8F256C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Slow Model                                       ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; M3.sdc        ; OK     ; Thu Jun 18 20:40:17 2015 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; FPGA_CLK   ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FPGA_CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+------------------------------------------------+
; Fmax Summary                                   ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 9.89 MHz ; 9.89 MHz        ; FPGA_CLK   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Setup Summary                      ;
+----------+---------+---------------+
; Clock    ; Slack   ; End Point TNS ;
+----------+---------+---------------+
; FPGA_CLK ; -91.154 ; -1918.603     ;
+----------+---------+---------------+


+----------------------------------+
; Hold Summary                     ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 0.499 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Recovery Summary                 ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 5.471 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Removal Summary                  ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 2.683 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------+
; Minimum Pulse Width Summary      ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; FPGA_CLK ; 1.933 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -91.154 ; host_itf:inst3|my_clk_cnt[0]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.678    ;
; -91.077 ; host_itf:inst3|my_clk_cnt[1]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.601    ;
; -90.992 ; host_itf:inst3|my_clk_cnt[2]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.516    ;
; -90.956 ; host_itf:inst3|my_clk_cnt[3]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.480    ;
; -90.821 ; host_itf:inst3|my_clk_cnt[4]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.345    ;
; -90.785 ; host_itf:inst3|my_clk_cnt[5]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.309    ;
; -90.699 ; host_itf:inst3|my_clk_cnt[6]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.223    ;
; -90.569 ; host_itf:inst3|my_clk_cnt[7]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 102.093    ;
; -90.422 ; host_itf:inst3|my_clk_cnt[8]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.946    ;
; -90.286 ; host_itf:inst3|my_clk_cnt[9]                                                                                                                     ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.810    ;
; -90.250 ; host_itf:inst3|my_clk_cnt[10]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.774    ;
; -90.115 ; host_itf:inst3|my_clk_cnt[11]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.639    ;
; -90.079 ; host_itf:inst3|my_clk_cnt[12]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.603    ;
; -89.943 ; host_itf:inst3|my_clk_cnt[13]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.467    ;
; -89.857 ; host_itf:inst3|my_clk_cnt[14]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.381    ;
; -89.791 ; host_itf:inst3|my_clk_cnt[15]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.484      ; 101.315    ;
; -89.591 ; host_itf:inst3|my_clk_cnt[16]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 101.109    ;
; -89.514 ; host_itf:inst3|my_clk_cnt[17]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 101.032    ;
; -89.429 ; host_itf:inst3|my_clk_cnt[18]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.947    ;
; -89.393 ; host_itf:inst3|my_clk_cnt[19]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.911    ;
; -89.258 ; host_itf:inst3|my_clk_cnt[20]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.776    ;
; -89.222 ; host_itf:inst3|my_clk_cnt[21]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.740    ;
; -89.136 ; host_itf:inst3|my_clk_cnt[22]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.654    ;
; -89.006 ; host_itf:inst3|my_clk_cnt[23]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.524    ;
; -88.859 ; host_itf:inst3|my_clk_cnt[24]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.377    ;
; -88.723 ; host_itf:inst3|my_clk_cnt[25]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.241    ;
; -88.687 ; host_itf:inst3|my_clk_cnt[26]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.205    ;
; -88.552 ; host_itf:inst3|my_clk_cnt[27]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.070    ;
; -88.516 ; host_itf:inst3|my_clk_cnt[28]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 100.034    ;
; -88.380 ; host_itf:inst3|my_clk_cnt[29]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 99.898     ;
; -88.294 ; host_itf:inst3|my_clk_cnt[30]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 99.812     ;
; -87.391 ; host_itf:inst3|my_clk_cnt[31]                                                                                                                    ; host_itf:inst3|seg_clk                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 1.478      ; 98.909     ;
; -5.384  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.415     ;
; -5.298  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.329     ;
; -5.283  ; processor:inst2|s_constK[10]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 15.326     ;
; -5.277  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.308     ;
; -5.212  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.243     ;
; -5.191  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.222     ;
; -5.189  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 15.221     ;
; -5.126  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.157     ;
; -5.126  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.157     ;
; -5.105  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.136     ;
; -5.103  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 15.135     ;
; -5.066  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.097     ;
; -5.040  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.071     ;
; -5.040  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.071     ;
; -5.019  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.050     ;
; -5.017  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 15.049     ;
; -5.002  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 15.034     ;
; -4.980  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 15.011     ;
; -4.954  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.985     ;
; -4.954  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.985     ;
; -4.933  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.964     ;
; -4.931  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.963     ;
; -4.916  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.948     ;
; -4.894  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.925     ;
; -4.868  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.899     ;
; -4.868  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.899     ;
; -4.847  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.878     ;
; -4.845  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.877     ;
; -4.830  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.862     ;
; -4.824  ; processor:inst2|cnt_clk[7]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.856     ;
; -4.821  ; processor:inst2|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[12]                                    ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 14.861     ;
; -4.812  ; processor:inst2|s_constK[16]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 14.851     ;
; -4.808  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.839     ;
; -4.805  ; processor:inst2|cnt_clk[1]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[62] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.836     ;
; -4.797  ; processor:inst2|s_constK[10]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|dataa_man_dffe1[5]                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.005     ; 14.832     ;
; -4.786  ; processor:inst2|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[22]                                    ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 14.827     ;
; -4.782  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.813     ;
; -4.775  ; processor:inst2|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[11]                                    ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.000      ; 14.815     ;
; -4.761  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.792     ;
; -4.759  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.791     ;
; -4.747  ; processor:inst2|s_constK[14]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 14.790     ;
; -4.744  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.776     ;
; -4.744  ; processor:inst2|fp_mult:const1_mult|fp_mult_altfp_mult_5mo:fp_mult_altfp_mult_5mo_component|man_result_ff[21]                                    ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.001      ; 14.785     ;
; -4.738  ; processor:inst2|cnt_clk[7]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.770     ;
; -4.722  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.753     ;
; -4.719  ; processor:inst2|cnt_clk[1]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[61] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.750     ;
; -4.713  ; processor:inst2|s_constK[7]                                                                                                                      ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 14.756     ;
; -4.696  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.727     ;
; -4.687  ; processor:inst2|s_constK[13]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 14.730     ;
; -4.678  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[55] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.709     ;
; -4.673  ; processor:inst2|cnt_clk[8]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.705     ;
; -4.660  ; processor:inst2|s_constK[19]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.001     ; 14.699     ;
; -4.658  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[58] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.690     ;
; -4.652  ; processor:inst2|cnt_clk[7]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.684     ;
; -4.636  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.667     ;
; -4.633  ; processor:inst2|cnt_clk[1]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[60] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.664     ;
; -4.610  ; processor:inst2|cnt_clk[5]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.641     ;
; -4.592  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[54] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.623     ;
; -4.578  ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT7 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[26]                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.048     ; 14.468     ;
; -4.572  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[57] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.604     ;
; -4.571  ; processor:inst2|cnt_clk[4]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[55] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.602     ;
; -4.566  ; processor:inst2|cnt_clk[7]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.598     ;
; -4.550  ; processor:inst2|cnt_clk[2]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.581     ;
; -4.547  ; processor:inst2|cnt_clk[1]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[59] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.578     ;
; -4.506  ; processor:inst2|cnt_clk[3]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[53] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.009     ; 14.537     ;
; -4.491  ; processor:inst2|s_constK[11]                                                                                                                     ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|sticky_bit_dffe1                   ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.003      ; 14.534     ;
; -4.488  ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|lpm_mult:tbl1_tbl2_prod|mult_k8s:auto_generated|mac_out6~DATAOUT7 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|tbl1_tbl2_prod_dffe12[30]                    ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.048     ; 14.378     ;
; -4.486  ; processor:inst2|cnt_clk[6]                                                                                                                       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|mag_int_a_reg[56] ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; -0.008     ; 14.518     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; host_itf:inst3|seg_clk                                                                                                                                                                                              ; host_itf:inst3|seg_clk                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[0] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|cntr_kkf:cntr1|current_reg_q_w[1] ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|state.IDLE                                                                                                                                                                                          ; processor:inst2|state.IDLE                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[30]                                                                                                                                                                                             ; processor:inst2|acc[30]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[30]                                                                                                                                                                                         ; processor:inst2|pow_acc[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[63]                                                                                                                                                                                             ; processor:inst2|acc[63]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[63]                                                                                                                                                                                         ; processor:inst2|pow_acc[63]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[29]                                                                                                                                                                                         ; processor:inst2|pow_acc[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[29]                                                                                                                                                                                             ; processor:inst2|acc[29]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|state.COMPLETE                                                                                                                                                                                      ; processor:inst2|state.COMPLETE                                                                                                                                                                                      ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[27]                                                                                                                                                                                             ; processor:inst2|acc[27]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[27]                                                                                                                                                                                         ; processor:inst2|pow_acc[27]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[28]                                                                                                                                                                                             ; processor:inst2|acc[28]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[28]                                                                                                                                                                                         ; processor:inst2|pow_acc[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[26]                                                                                                                                                                                             ; processor:inst2|acc[26]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[26]                                                                                                                                                                                         ; processor:inst2|pow_acc[26]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|cnt_clk[31]                                                                                                                                                                                         ; processor:inst2|cnt_clk[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|cnt_clk[30]                                                                                                                                                                                         ; processor:inst2|cnt_clk[30]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[32]                                                                                                                                                                                         ; processor:inst2|pow_acc[32]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[32]                                                                                                                                                                                             ; processor:inst2|acc[32]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[34]                                                                                                                                                                                             ; processor:inst2|acc[34]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[34]                                                                                                                                                                                         ; processor:inst2|pow_acc[34]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[31]                                                                                                                                                                                             ; processor:inst2|acc[31]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[31]                                                                                                                                                                                         ; processor:inst2|pow_acc[31]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[33]                                                                                                                                                                                             ; processor:inst2|acc[33]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[33]                                                                                                                                                                                         ; processor:inst2|pow_acc[33]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[38]                                                                                                                                                                                             ; processor:inst2|acc[38]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[38]                                                                                                                                                                                         ; processor:inst2|pow_acc[38]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[37]                                                                                                                                                                                         ; processor:inst2|pow_acc[37]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[37]                                                                                                                                                                                             ; processor:inst2|acc[37]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[35]                                                                                                                                                                                             ; processor:inst2|acc[35]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[35]                                                                                                                                                                                         ; processor:inst2|pow_acc[35]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[36]                                                                                                                                                                                         ; processor:inst2|pow_acc[36]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[36]                                                                                                                                                                                             ; processor:inst2|acc[36]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[54]                                                                                                                                                                                             ; processor:inst2|acc[54]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[54]                                                                                                                                                                                         ; processor:inst2|pow_acc[54]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[52]                                                                                                                                                                                         ; processor:inst2|pow_acc[52]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[52]                                                                                                                                                                                             ; processor:inst2|acc[52]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[53]                                                                                                                                                                                         ; processor:inst2|pow_acc[53]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[53]                                                                                                                                                                                             ; processor:inst2|acc[53]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[51]                                                                                                                                                                                         ; processor:inst2|pow_acc[51]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[51]                                                                                                                                                                                             ; processor:inst2|acc[51]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[62]                                                                                                                                                                                         ; processor:inst2|pow_acc[62]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[62]                                                                                                                                                                                             ; processor:inst2|acc[62]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[61]                                                                                                                                                                                         ; processor:inst2|pow_acc[61]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[61]                                                                                                                                                                                             ; processor:inst2|acc[61]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[60]                                                                                                                                                                                             ; processor:inst2|acc[60]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[60]                                                                                                                                                                                         ; processor:inst2|pow_acc[60]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[59]                                                                                                                                                                                             ; processor:inst2|acc[59]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[59]                                                                                                                                                                                         ; processor:inst2|pow_acc[59]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[55]                                                                                                                                                                                         ; processor:inst2|pow_acc[55]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[55]                                                                                                                                                                                             ; processor:inst2|acc[55]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[56]                                                                                                                                                                                         ; processor:inst2|pow_acc[56]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[56]                                                                                                                                                                                             ; processor:inst2|acc[56]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[58]                                                                                                                                                                                         ; processor:inst2|pow_acc[58]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[58]                                                                                                                                                                                             ; processor:inst2|acc[58]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[57]                                                                                                                                                                                         ; processor:inst2|pow_acc[57]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[57]                                                                                                                                                                                             ; processor:inst2|acc[57]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[50]                                                                                                                                                                                         ; processor:inst2|pow_acc[50]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[50]                                                                                                                                                                                             ; processor:inst2|acc[50]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[48]                                                                                                                                                                                             ; processor:inst2|acc[48]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[48]                                                                                                                                                                                         ; processor:inst2|pow_acc[48]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[47]                                                                                                                                                                                         ; processor:inst2|pow_acc[47]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[47]                                                                                                                                                                                             ; processor:inst2|acc[47]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[49]                                                                                                                                                                                             ; processor:inst2|acc[49]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[49]                                                                                                                                                                                         ; processor:inst2|pow_acc[49]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[45]                                                                                                                                                                                             ; processor:inst2|acc[45]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[45]                                                                                                                                                                                         ; processor:inst2|pow_acc[45]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[46]                                                                                                                                                                                         ; processor:inst2|pow_acc[46]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[46]                                                                                                                                                                                             ; processor:inst2|acc[46]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[43]                                                                                                                                                                                         ; processor:inst2|pow_acc[43]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[43]                                                                                                                                                                                             ; processor:inst2|acc[43]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[44]                                                                                                                                                                                         ; processor:inst2|pow_acc[44]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[44]                                                                                                                                                                                             ; processor:inst2|acc[44]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[42]                                                                                                                                                                                         ; processor:inst2|pow_acc[42]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[42]                                                                                                                                                                                             ; processor:inst2|acc[42]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[40]                                                                                                                                                                                         ; processor:inst2|pow_acc[40]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[40]                                                                                                                                                                                             ; processor:inst2|acc[40]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[39]                                                                                                                                                                                         ; processor:inst2|pow_acc[39]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[39]                                                                                                                                                                                             ; processor:inst2|acc[39]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[41]                                                                                                                                                                                         ; processor:inst2|pow_acc[41]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[41]                                                                                                                                                                                             ; processor:inst2|acc[41]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[25]                                                                                                                                                                                         ; processor:inst2|pow_acc[25]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[25]                                                                                                                                                                                             ; processor:inst2|acc[25]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[23]                                                                                                                                                                                             ; processor:inst2|acc[23]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[23]                                                                                                                                                                                         ; processor:inst2|pow_acc[23]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[24]                                                                                                                                                                                         ; processor:inst2|pow_acc[24]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[24]                                                                                                                                                                                             ; processor:inst2|acc[24]                                                                                                                                                                                             ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|cnt_clk[28]                                                                                                                                                                                         ; processor:inst2|cnt_clk[28]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|cnt_clk[29]                                                                                                                                                                                         ; processor:inst2|cnt_clk[29]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|cnt_clk[27]                                                                                                                                                                                         ; processor:inst2|cnt_clk[27]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|cnt_clk[26]                                                                                                                                                                                         ; processor:inst2|cnt_clk[26]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[6]                                                                                                                                                                                          ; processor:inst2|pow_acc[6]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[6]                                                                                                                                                                                              ; processor:inst2|acc[6]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[4]                                                                                                                                                                                          ; processor:inst2|pow_acc[4]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[4]                                                                                                                                                                                              ; processor:inst2|acc[4]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[5]                                                                                                                                                                                          ; processor:inst2|pow_acc[5]                                                                                                                                                                                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|acc[5]                                                                                                                                                                                              ; processor:inst2|acc[5]                                                                                                                                                                                              ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; processor:inst2|pow_acc[12]                                                                                                                                                                                         ; processor:inst2|pow_acc[12]                                                                                                                                                                                         ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.000      ; 0.805      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a6            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a7            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a8            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a9            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a10           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a11           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a12           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a13           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a14           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.471 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a15           ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.060      ; 4.543      ;
; 5.510 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 4.532      ;
; 5.510 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a31 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 4.532      ;
; 5.510 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a32 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 4.532      ;
; 5.510 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a39 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 4.532      ;
; 5.510 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a40 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 4.532      ;
; 5.510 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a41 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.088      ; 4.532      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.582 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.072      ; 3.444      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9        ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.625 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11       ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.094      ; 3.423      ;
; 6.653 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.090      ; 3.391      ;
; 6.653 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.090      ; 3.391      ;
; 6.653 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.090      ; 3.391      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a33 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a34 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a35 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a36 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a37 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 6.959 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a38 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.083      ; 3.078      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
; 7.004 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 10.000       ; 0.082      ; 3.032      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'FPGA_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a0                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a1                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a2                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a3                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a4                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a5                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a6                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a7                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a8                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a9                 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a10                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a11                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a12                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a13                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a14                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a15                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a16                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a17                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a18                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a19                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a20                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a21                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a22                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a23                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a24                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a25                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a26                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a27                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.683 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|dffe4                ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_3gm:auto_generated|altsyncram_ota1:altsyncram2|ram_block5a28                ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.082      ; 3.032      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a0  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a1  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a2  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a3  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a4  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a5  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a6  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a7  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a8  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a9  ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a10 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a11 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a12 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a13 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a14 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a15 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a16 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a17 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a18 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a19 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a20 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a21 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a22 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a23 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a24 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a25 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a26 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a27 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a28 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a29 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a33 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a34 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a35 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a36 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a37 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 2.728 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a38 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.083      ; 3.078      ;
; 3.034 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.090      ; 3.391      ;
; 3.034 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.090      ; 3.391      ;
; 3.034 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|dffe4                           ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.090      ; 3.391      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a0        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a1        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a2        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a3        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a4        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a5        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a6        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a7        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a8        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a9        ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a10       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.062 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|dffe4       ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:sign_int_a_reg3_rtl_0|shift_taps_cgm:auto_generated|altsyncram_2ta1:altsyncram2|ram_block5a11       ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.094      ; 3.423      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 3.105 ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|dffe4                         ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                          ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.072      ; 3.444      ;
; 4.177 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a30 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 4.532      ;
; 4.177 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a31 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 4.532      ;
; 4.177 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a32 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 4.532      ;
; 4.177 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a39 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 4.532      ;
; 4.177 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a40 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 4.532      ;
; 4.177 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|dffe6 ; processor:inst2|fx_fp_conv:fx_fp_conv|fx_fp_conv_altfp_convert_u5o:fx_fp_conv_altfp_convert_u5o_component|altshift_taps:exponent_bus_pre_reg3_rtl_0|shift_taps_bgm:auto_generated|altsyncram_e461:altsyncram4|ram_block7a41 ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.088      ; 4.532      ;
; 4.216 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.060      ; 4.543      ;
; 4.216 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a1            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.060      ; 4.543      ;
; 4.216 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a2            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.060      ; 4.543      ;
; 4.216 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a3            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.060      ; 4.543      ;
; 4.216 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a4            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.060      ; 4.543      ;
; 4.216 ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|dffe4           ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a5            ; FPGA_CLK     ; FPGA_CLK    ; 0.000        ; 0.060      ; 4.543      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'FPGA_CLK'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg1  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg2  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg3  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg4  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg5  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg6  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_datain_reg7  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg1 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg2 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a0~portb_address_reg3 ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a1~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a2~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a3~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a4~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a5~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a6~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7                    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_sfm:auto_generated|altsyncram_0ra1:altsyncram2|ram_block5a7~porta_memory_reg0  ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg1    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_datain_reg2    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg0   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg1   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg2   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a0~portb_address_reg3   ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a1~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2                      ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_exp:exp|fp_exp_altfp_exp_fkd:fp_exp_altfp_exp_fkd_component|altshift_taps:input_is_nan_16_pipes0_rtl_0|shift_taps_tfm:auto_generated|altsyncram_eta1:altsyncram2|ram_block5a2~porta_memory_reg0    ;
; 1.933 ; 5.000        ; 3.067          ; High Pulse Width ; FPGA_CLK ; Rise       ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
; 1.933 ; 5.000        ; 3.067          ; Low Pulse Width  ; FPGA_CLK ; Rise       ; processor:inst2|fp_sub:k_sub|fp_sub_altfp_add_sub_a0k:fp_sub_altfp_add_sub_a0k_component|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0|shift_taps_2gm:auto_generated|altsyncram_fta1:altsyncram2|ram_block5a0      ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; 11.601 ; 11.601 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 5.906  ; 5.906  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; 6.168  ; 6.168  ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; 12.757 ; 12.757 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; 10.262 ; 10.262 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; 9.538  ; 9.538  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; 9.711  ; 9.711  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; 9.275  ; 9.275  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; 10.076 ; 10.076 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; 9.608  ; 9.608  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; 10.810 ; 10.810 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; 10.976 ; 10.976 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; 11.800 ; 11.800 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; 10.953 ; 10.953 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; 11.598 ; 11.598 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; 12.757 ; 12.757 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; 8.560  ; 8.560  ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; 11.522 ; 11.522 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; 11.297 ; 11.297 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; 10.921 ; 10.921 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; 11.100 ; 11.100 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; 11.136 ; 11.136 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; 11.490 ; 11.490 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; 11.455 ; 11.455 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CPLD_0        ; FPGA_CLK   ; -8.153 ; -8.153 ; Rise       ; FPGA_CLK        ;
; XM0OEN        ; FPGA_CLK   ; 1.071  ; 1.071  ; Rise       ; FPGA_CLK        ;
; XM0WEN        ; FPGA_CLK   ; -2.720 ; -2.720 ; Rise       ; FPGA_CLK        ;
; XM0_ADDR[*]   ; FPGA_CLK   ; -5.116 ; -5.116 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[0]  ; FPGA_CLK   ; -6.814 ; -6.814 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[1]  ; FPGA_CLK   ; -6.087 ; -6.087 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[2]  ; FPGA_CLK   ; -6.260 ; -6.260 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[3]  ; FPGA_CLK   ; -5.723 ; -5.723 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[4]  ; FPGA_CLK   ; -6.628 ; -6.628 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[5]  ; FPGA_CLK   ; -6.160 ; -6.160 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[6]  ; FPGA_CLK   ; -7.362 ; -7.362 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[7]  ; FPGA_CLK   ; -7.528 ; -7.528 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[8]  ; FPGA_CLK   ; -8.352 ; -8.352 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[9]  ; FPGA_CLK   ; -7.505 ; -7.505 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[10] ; FPGA_CLK   ; -8.150 ; -8.150 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[11] ; FPGA_CLK   ; -9.309 ; -9.309 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[12] ; FPGA_CLK   ; -5.116 ; -5.116 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[13] ; FPGA_CLK   ; -8.074 ; -8.074 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[14] ; FPGA_CLK   ; -7.849 ; -7.849 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[15] ; FPGA_CLK   ; -7.473 ; -7.473 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[16] ; FPGA_CLK   ; -7.652 ; -7.652 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[17] ; FPGA_CLK   ; -7.688 ; -7.688 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[18] ; FPGA_CLK   ; -8.042 ; -8.042 ; Rise       ; FPGA_CLK        ;
;  XM0_ADDR[19] ; FPGA_CLK   ; -8.007 ; -8.007 ; Rise       ; FPGA_CLK        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.376 ; 8.376 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.581 ; 7.581 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.581 ; 7.581 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.042 ; 8.042 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.597 ; 7.597 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.597 ; 7.597 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.575 ; 7.575 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.376 ; 8.376 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.514 ; 7.514 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; XM0_DATA[*]   ; FPGA_CLK   ; 7.514 ; 7.514 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[0]  ; FPGA_CLK   ; 8.376 ; 8.376 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[1]  ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[2]  ; FPGA_CLK   ; 7.581 ; 7.581 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[3]  ; FPGA_CLK   ; 7.581 ; 7.581 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[4]  ; FPGA_CLK   ; 8.042 ; 8.042 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[5]  ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[6]  ; FPGA_CLK   ; 7.597 ; 7.597 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[7]  ; FPGA_CLK   ; 7.597 ; 7.597 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[8]  ; FPGA_CLK   ; 7.575 ; 7.575 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[9]  ; FPGA_CLK   ; 8.430 ; 8.430 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[10] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[11] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[12] ; FPGA_CLK   ; 8.376 ; 8.376 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[13] ; FPGA_CLK   ; 7.514 ; 7.514 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[14] ; FPGA_CLK   ; 7.577 ; 7.577 ; Rise       ; FPGA_CLK        ;
;  XM0_DATA[15] ; FPGA_CLK   ; 7.533 ; 7.533 ; Rise       ; FPGA_CLK        ;
+---------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------+
; Propagation Delay                                     ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.802 ;    ;    ; 12.802 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.856 ;    ;    ; 12.856 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.007 ;    ;    ; 12.007 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.007 ;    ;    ; 12.007 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.468 ;    ;    ; 12.468 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.856 ;    ;    ; 12.856 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.023 ;    ;    ; 12.023 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.023 ;    ;    ; 12.023 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.001 ;    ;    ; 12.001 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.856 ;    ;    ; 12.856 ;
; CPLD_0     ; XM0_DATA[10] ; 11.959 ;    ;    ; 11.959 ;
; CPLD_0     ; XM0_DATA[11] ; 11.959 ;    ;    ; 11.959 ;
; CPLD_0     ; XM0_DATA[12] ; 12.802 ;    ;    ; 12.802 ;
; CPLD_0     ; XM0_DATA[13] ; 11.940 ;    ;    ; 11.940 ;
; CPLD_0     ; XM0_DATA[14] ; 12.003 ;    ;    ; 12.003 ;
; CPLD_0     ; XM0_DATA[15] ; 11.959 ;    ;    ; 11.959 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.857  ;    ;    ; 6.857  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.008  ;    ;    ; 6.008  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.008  ;    ;    ; 6.008  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.469  ;    ;    ; 6.469  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.857  ;    ;    ; 6.857  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.024  ;    ;    ; 6.024  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.024  ;    ;    ; 6.024  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.002  ;    ;    ; 6.002  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.857  ;    ;    ; 6.857  ;
; XM0OEN     ; XM0_DATA[10] ; 5.960  ;    ;    ; 5.960  ;
; XM0OEN     ; XM0_DATA[11] ; 5.960  ;    ;    ; 5.960  ;
; XM0OEN     ; XM0_DATA[12] ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[13] ; 5.941  ;    ;    ; 5.941  ;
; XM0OEN     ; XM0_DATA[14] ; 6.004  ;    ;    ; 6.004  ;
; XM0OEN     ; XM0_DATA[15] ; 5.960  ;    ;    ; 5.960  ;
+------------+--------------+--------+----+----+--------+


+-------------------------------------------------------+
; Minimum Propagation Delay                             ;
+------------+--------------+--------+----+----+--------+
; Input Port ; Output Port  ; RR     ; RF ; FR ; FF     ;
+------------+--------------+--------+----+----+--------+
; CPLD_0     ; XM0_DATA[0]  ; 12.802 ;    ;    ; 12.802 ;
; CPLD_0     ; XM0_DATA[1]  ; 12.856 ;    ;    ; 12.856 ;
; CPLD_0     ; XM0_DATA[2]  ; 12.007 ;    ;    ; 12.007 ;
; CPLD_0     ; XM0_DATA[3]  ; 12.007 ;    ;    ; 12.007 ;
; CPLD_0     ; XM0_DATA[4]  ; 12.468 ;    ;    ; 12.468 ;
; CPLD_0     ; XM0_DATA[5]  ; 12.856 ;    ;    ; 12.856 ;
; CPLD_0     ; XM0_DATA[6]  ; 12.023 ;    ;    ; 12.023 ;
; CPLD_0     ; XM0_DATA[7]  ; 12.023 ;    ;    ; 12.023 ;
; CPLD_0     ; XM0_DATA[8]  ; 12.001 ;    ;    ; 12.001 ;
; CPLD_0     ; XM0_DATA[9]  ; 12.856 ;    ;    ; 12.856 ;
; CPLD_0     ; XM0_DATA[10] ; 11.959 ;    ;    ; 11.959 ;
; CPLD_0     ; XM0_DATA[11] ; 11.959 ;    ;    ; 11.959 ;
; CPLD_0     ; XM0_DATA[12] ; 12.802 ;    ;    ; 12.802 ;
; CPLD_0     ; XM0_DATA[13] ; 11.940 ;    ;    ; 11.940 ;
; CPLD_0     ; XM0_DATA[14] ; 12.003 ;    ;    ; 12.003 ;
; CPLD_0     ; XM0_DATA[15] ; 11.959 ;    ;    ; 11.959 ;
; XM0OEN     ; XM0_DATA[0]  ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[1]  ; 6.857  ;    ;    ; 6.857  ;
; XM0OEN     ; XM0_DATA[2]  ; 6.008  ;    ;    ; 6.008  ;
; XM0OEN     ; XM0_DATA[3]  ; 6.008  ;    ;    ; 6.008  ;
; XM0OEN     ; XM0_DATA[4]  ; 6.469  ;    ;    ; 6.469  ;
; XM0OEN     ; XM0_DATA[5]  ; 6.857  ;    ;    ; 6.857  ;
; XM0OEN     ; XM0_DATA[6]  ; 6.024  ;    ;    ; 6.024  ;
; XM0OEN     ; XM0_DATA[7]  ; 6.024  ;    ;    ; 6.024  ;
; XM0OEN     ; XM0_DATA[8]  ; 6.002  ;    ;    ; 6.002  ;
; XM0OEN     ; XM0_DATA[9]  ; 6.857  ;    ;    ; 6.857  ;
; XM0OEN     ; XM0_DATA[10] ; 5.960  ;    ;    ; 5.960  ;
; XM0OEN     ; XM0_DATA[11] ; 5.960  ;    ;    ; 5.960  ;
; XM0OEN     ; XM0_DATA[12] ; 6.803  ;    ;    ; 6.803  ;
; XM0OEN     ; XM0_DATA[13] ; 5.941  ;    ;    ; 5.941  ;
; XM0OEN     ; XM0_DATA[14] ; 6.004  ;    ;    ; 6.004  ;
; XM0OEN     ; XM0_DATA[15] ; 5.960  ;    ;    ; 5.960  ;
+------------+--------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 110      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; FPGA_CLK   ; FPGA_CLK ; 110      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 7510  ; 7510 ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Thu Jun 18 20:40:15 2015
Info: Command: quartus_sta M3 -c M3
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'M3.sdc'
Warning: Node: host_itf:inst3|seg_clk was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPLD_0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -91.154
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -91.154     -1918.603 FPGA_CLK 
Info: Worst-case hold slack is 0.499
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.499         0.000 FPGA_CLK 
Info: Worst-case recovery slack is 5.471
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     5.471         0.000 FPGA_CLK 
Info: Worst-case removal slack is 2.683
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.683         0.000 FPGA_CLK 
Info: Worst-case minimum pulse width slack is 1.933
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.933         0.000 FPGA_CLK 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 303 megabytes
    Info: Processing ended: Thu Jun 18 20:40:19 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


