vendor_name = ModelSim
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/flash_spi_tb.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/memory.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_ip_core.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/global_memory_parameters.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_tb.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/spi_flash_memory.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/top_tb.v
source_file = 1, D:/Studia/Praca_dyplomowa/FPGA/SPI/db/Flash_SPI.cbx.xml
design_name = spi_flash_memory
instance = comp, \Q~output , Q~output, spi_flash_memory, 1
instance = comp, \RESET~input , RESET~input, spi_flash_memory, 1
instance = comp, \clk~input , clk~input, spi_flash_memory, 1
instance = comp, \D~input , D~input, spi_flash_memory, 1
instance = comp, \SCK~input , SCK~input, spi_flash_memory, 1
instance = comp, \S~input , S~input, spi_flash_memory, 1
instance = comp, \W_ENABLE~input , W_ENABLE~input, spi_flash_memory, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, spi_flash_memory, 1
