
Loading design for application trce from file safety_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000HC
Package:     TQFP100
Performance: 4
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Wed Apr 16 13:54:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Safety_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/promote.xml Safety_impl1.ncd Safety_impl1.prf 
Design file:     safety_impl1.ncd
Preference file: safety_impl1.prf
Device,speed:    LCMXO2-2000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_50mhz_c" 399.840000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.001ns
         The internal maximum frequency of the following component is 400.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            clock_generator/SLICE_49

   Delay:               2.500ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/clk_d2_19  (from clk_50mhz_c +)
   Destination:    FF         Data in        reset_generator/clk_d2_19  (to clk_50mhz_c +)

   Delay:               1.610ns  (58.8% logic, 41.2% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay SLICE_276 to SLICE_276 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.725ns

 Physical Path Details:

      Data path SLICE_276 to SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276 (from clk_50mhz_c)
ROUTE         4     0.663       R7C5C.Q0 to       R7C5C.A0 reset_generator/clk_d2
CTOF_DEL    ---     0.495       R7C5C.A0 to       R7C5C.F0 SLICE_276
ROUTE         1     0.000       R7C5C.F0 to      R7C5C.DI0 reset_generator/clk_d2_N_16 (to clk_50mhz_c)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
                  --------
                    2.620   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_50mhz to SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
                  --------
                    2.620   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.725ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_generator/clk_div2_8  (from clk_50mhz_c +)
   Destination:    FF         Data in        clock_generator/clk_div2_8  (to clk_50mhz_c +)

   Delay:               1.610ns  (58.8% logic, 41.2% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay clock_generator/SLICE_49 to clock_generator/SLICE_49 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 2.335ns) by 0.725ns

 Physical Path Details:

      Data path clock_generator/SLICE_49 to clock_generator/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49 (from clk_50mhz_c)
ROUTE       200     0.663      R2C14A.Q0 to      R2C14A.A0 clk_div2
CTOF_DEL    ---     0.495      R2C14A.A0 to      R2C14A.F0 clock_generator/SLICE_49
ROUTE         1     0.000      R2C14A.F0 to     R2C14A.DI0 clk_div2_N_18 (to clk_50mhz_c)
                  --------
                    1.610   (58.8% logic, 41.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to clock_generator/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
                  --------
                    2.317   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_50mhz to clock_generator/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
                  --------
                    2.317   (0.0% logic, 100.0% route), 0 logic levels.

Report:  400.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_div2" 84.218000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 19.396ns (weighted slack = -828.446ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i2  (to clk_div2 +)

   Delay:              12.244ns  (28.8% logic, 71.2% route), 7 logic levels.

 Constraint Details:

     12.244ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_59 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.166ns DIN_SET requirement (totaling -7.152ns) by 19.396ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.105      R12C9C.F1 to     R12C11D.D1 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C11D.D1 to     R12C11D.F1 SLICE_280
ROUTE         8     1.764     R12C11D.F1 to     R12C12B.M0 i2c_slave_top/registers/n15490
MTOOFX_DEL  ---     0.376     R12C12B.M0 to   R12C12B.OFX0 i2c_slave_top/registers/SLICE_59
ROUTE         1     0.000   R12C12B.OFX0 to    R12C12B.DI0 i2c_slave_top/registers/n2575 (to clk_div2)
                  --------
                   12.244   (28.8% logic, 71.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C12B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.999ns (weighted slack = -811.490ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i6  (to clk_div2 +)

   Delay:              11.847ns  (29.8% logic, 70.2% route), 7 logic levels.

 Constraint Details:

     11.847ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_63 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.166ns DIN_SET requirement (totaling -7.152ns) by 18.999ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.105      R12C9C.F1 to     R12C11D.D1 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C11D.D1 to     R12C11D.F1 SLICE_280
ROUTE         8     1.367     R12C11D.F1 to     R12C12D.M0 i2c_slave_top/registers/n15490
MTOOFX_DEL  ---     0.376     R12C12D.M0 to   R12C12D.OFX0 i2c_slave_top/registers/SLICE_63
ROUTE         1     0.000   R12C12D.OFX0 to    R12C12D.DI0 i2c_slave_top/registers/n2571 (to clk_div2)
                  --------
                   11.847   (29.8% logic, 70.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C12D.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.671ns (weighted slack = -797.480ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i1  (to clk_div2 +)

   Delay:              11.519ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     11.519ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_58 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.166ns DIN_SET requirement (totaling -7.152ns) by 18.671ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.105      R12C9C.F1 to     R12C11D.D1 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C11D.D1 to     R12C11D.F1 SLICE_280
ROUTE         8     1.039     R12C11D.F1 to     R12C10B.M0 i2c_slave_top/registers/n15490
MTOOFX_DEL  ---     0.376     R12C10B.M0 to   R12C10B.OFX0 i2c_slave_top/registers/SLICE_58
ROUTE         1     0.000   R12C10B.OFX0 to    R12C10B.DI0 i2c_slave_top/registers/n2576 (to clk_div2)
                  --------
                   11.519   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_58:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C10B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.671ns (weighted slack = -797.480ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i4  (to clk_div2 +)

   Delay:              11.519ns  (30.6% logic, 69.4% route), 7 logic levels.

 Constraint Details:

     11.519ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_61 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.166ns DIN_SET requirement (totaling -7.152ns) by 18.671ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.105      R12C9C.F1 to     R12C11D.D1 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C11D.D1 to     R12C11D.F1 SLICE_280
ROUTE         8     1.039     R12C11D.F1 to     R12C10D.M0 i2c_slave_top/registers/n15490
MTOOFX_DEL  ---     0.376     R12C10D.M0 to   R12C10D.OFX0 i2c_slave_top/registers/SLICE_61
ROUTE         1     0.000   R12C10D.OFX0 to    R12C10D.DI0 i2c_slave_top/registers/n2573 (to clk_div2)
                  --------
                   11.519   (30.6% logic, 69.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C10D.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.656ns (weighted slack = -796.839ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i0  (to clk_div2 +)

   Delay:              11.504ns  (30.7% logic, 69.3% route), 7 logic levels.

 Constraint Details:

     11.504ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_57 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.166ns DIN_SET requirement (totaling -7.152ns) by 18.656ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.105      R12C9C.F1 to     R12C11D.D1 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C11D.D1 to     R12C11D.F1 SLICE_280
ROUTE         8     1.024     R12C11D.F1 to     R12C10A.M0 i2c_slave_top/registers/n15490
MTOOFX_DEL  ---     0.376     R12C10A.M0 to   R12C10A.OFX0 i2c_slave_top/registers/SLICE_57
ROUTE         1     0.000   R12C10A.OFX0 to    R12C10A.DI0 i2c_slave_top/registers/n2577 (to clk_div2)
                  --------
                   11.504   (30.7% logic, 69.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_57:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C10A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.394ns (weighted slack = -785.649ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i3  (to clk_div2 +)

   Delay:              11.134ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     11.134ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_60 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.274ns LSR_SET requirement (totaling -7.260ns) by 18.394ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.020      R12C9C.F1 to     R12C10C.A0 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C10C.A0 to     R12C10C.F0 i2c_slave_top/registers/SLICE_361
ROUTE         8     1.115     R12C10C.F0 to    R12C11A.LSR i2c_slave_top/registers/n5992 (to clk_div2)
                  --------
                   11.134   (28.3% logic, 71.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C11A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.394ns (weighted slack = -785.649ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i5  (to clk_div2 +)

   Delay:              11.134ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     11.134ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_62 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.274ns LSR_SET requirement (totaling -7.260ns) by 18.394ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.020      R12C9C.F1 to     R12C10C.A0 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C10C.A0 to     R12C10C.F0 i2c_slave_top/registers/SLICE_361
ROUTE         8     1.115     R12C10C.F0 to    R12C11C.LSR i2c_slave_top/registers/n5992 (to clk_div2)
                  --------
                   11.134   (28.3% logic, 71.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C11C.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.394ns (weighted slack = -785.649ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i7  (to clk_div2 +)

   Delay:              11.134ns  (28.3% logic, 71.7% route), 6 logic levels.

 Constraint Details:

     11.134ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_64 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.274ns LSR_SET requirement (totaling -7.260ns) by 18.394ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.020      R12C9C.F1 to     R12C10C.A0 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C10C.A0 to     R12C10C.F0 i2c_slave_top/registers/SLICE_361
ROUTE         8     1.115     R12C10C.F0 to    R12C11B.LSR i2c_slave_top/registers/n5992 (to clk_div2)
                  --------
                   11.134   (28.3% logic, 71.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_64:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C11B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.288ns (weighted slack = -781.121ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i2  (to clk_div2 +)

   Delay:              11.028ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     11.028ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_59 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.274ns LSR_SET requirement (totaling -7.260ns) by 18.288ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.020      R12C9C.F1 to     R12C10C.A0 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C10C.A0 to     R12C10C.F0 i2c_slave_top/registers/SLICE_361
ROUTE         8     1.009     R12C10C.F0 to    R12C12B.LSR i2c_slave_top/registers/n5992 (to clk_div2)
                  --------
                   11.028   (28.6% logic, 71.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C12B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.


Error: The following path exceeds requirements by 18.288ns (weighted slack = -781.121ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3413  (from i2c_slave_top/addr_i_7__N_703 +)
   Destination:    FF         Data in        i2c_slave_top/registers/data_out_i6  (to clk_div2 +)

   Delay:              11.028ns  (28.6% logic, 71.4% route), 6 logic levels.

 Constraint Details:

     11.028ns physical path delay i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_63 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 11.874ns)
      0.278ns delay constraint less
      7.264ns skew and
      0.274ns LSR_SET requirement (totaling -7.260ns) by 18.288ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_140 to i2c_slave_top/registers/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C5B.CLK to      R10C5B.Q0 i2c_slave_top/registers/SLICE_140 (from i2c_slave_top/addr_i_7__N_703)
ROUTE         2     0.965      R10C5B.Q0 to      R10C7C.D1 i2c_slave_top/registers/n5959
CTOF_DEL    ---     0.495      R10C7C.D1 to      R10C7C.F1 i2c_slave_top/registers/SLICE_386
ROUTE        56     2.835      R10C7C.F1 to     R10C10B.D1 i2c_slave_top/registers/n16559
CTOF_DEL    ---     0.495     R10C10B.D1 to     R10C10B.F1 i2c_slave_top/registers/SLICE_597
ROUTE         1     1.023     R10C10B.F1 to      R10C9B.B1 i2c_slave_top/registers/n79
CTOOFX_DEL  ---     0.721      R10C9B.B1 to    R10C9B.OFX0 i2c_slave_top/registers/i130/SLICE_294
ROUTE         1     1.023    R10C9B.OFX0 to      R12C9C.B1 i2c_slave_top/registers/n96
CTOF_DEL    ---     0.495      R12C9C.B1 to      R12C9C.F1 i2c_slave_top/registers/SLICE_374
ROUTE        10     1.020      R12C9C.F1 to     R12C10C.A0 i2c_slave_top/registers/n2558
CTOF_DEL    ---     0.495     R12C10C.A0 to     R12C10C.F0 i2c_slave_top/registers/SLICE_361
ROUTE         8     1.009     R12C10C.F0 to    R12C12D.LSR i2c_slave_top/registers/n5992 (to clk_div2)
                  --------
                   11.028   (28.6% logic, 71.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   14.325   (26.0% logic, 74.0% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R12C12D.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

Warning:   1.190MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;
            574 items scored, 413 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 13.187ns (weighted slack = -166.300ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3421  (from i2c_slave_top/addr_i_7__N_701 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_3430_3431_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.858ns  (30.2% logic, 69.8% route), 5 logic levels.

 Constraint Details:

     10.858ns physical path delay i2c_slave_top/registers/SLICE_146 to i2c_slave_top/registers/SLICE_604 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.477ns skew and
      0.348ns M_SET requirement (totaling -2.329ns) by 13.187ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_146 to i2c_slave_top/registers/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17B.CLK to     R10C17B.Q0 i2c_slave_top/registers/SLICE_146 (from i2c_slave_top/addr_i_7__N_701)
ROUTE         2     1.285     R10C17B.Q0 to      R10C9A.C1 i2c_slave_top/registers/n5967
CTOF_DEL    ---     0.495      R10C9A.C1 to      R10C9A.F1 i2c_slave_top/registers/SLICE_378
ROUTE        60     3.757      R10C9A.F1 to     R11C14C.B0 i2c_slave_top/registers/n16435
C0TOFCO_DE  ---     1.023     R11C14C.B0 to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOF0_DE  ---     0.585    R11C14D.FCI to     R11C14D.F0 i2c_slave_top/registers/SLICE_5
ROUTE         1     1.925     R11C14D.F0 to      R12C7C.A1 i2c_slave_top/registers/addr_i_7_N_1056_5
CTOOFX_DEL  ---     0.721      R12C7C.A1 to    R12C7C.OFX0 i2c_slave_top/registers/SLICE_153
ROUTE         2     0.615    R12C7C.OFX0 to      R12C6C.M0 i2c_slave_top/registers/n5829 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.858   (30.2% logic, 69.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   13.358   (27.8% logic, 72.2% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R12C6C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.987ns (weighted slack = -163.778ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3409  (from i2c_slave_top/addr_i_7__N_704 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_3430_3431_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.005ns  (34.6% logic, 65.4% route), 7 logic levels.

 Constraint Details:

     10.005ns physical path delay i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_604 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.130ns skew and
      0.348ns M_SET requirement (totaling -2.982ns) by 12.987ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7B.CLK to      R10C7B.Q0 i2c_slave_top/registers/SLICE_137 (from i2c_slave_top/addr_i_7__N_704)
ROUTE         7     1.055      R10C7B.Q0 to      R10C8C.B1 i2c_slave_top/registers/n5955
CTOF_DEL    ---     0.495      R10C8C.B1 to      R10C8C.F1 i2c_slave_top/registers/SLICE_376
ROUTE        76     2.944      R10C8C.F1 to     R11C14A.B1 i2c_slave_top/n16546
C1TOFCO_DE  ---     0.889     R11C14A.B1 to    R11C14A.FCO i2c_slave_top/SLICE_8
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI i2c_slave_top/registers/n13112
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO i2c_slave_top/SLICE_7
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI i2c_slave_top/registers/n13113
FCITOFCO_D  ---     0.162    R11C14C.FCI to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOF0_DE  ---     0.585    R11C14D.FCI to     R11C14D.F0 i2c_slave_top/registers/SLICE_5
ROUTE         1     1.925     R11C14D.F0 to      R12C7C.A1 i2c_slave_top/registers/addr_i_7_N_1056_5
CTOOFX_DEL  ---     0.721      R12C7C.A1 to    R12C7C.OFX0 i2c_slave_top/registers/SLICE_153
ROUTE         2     0.615    R12C7C.OFX0 to      R12C6C.M0 i2c_slave_top/registers/n5829 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.005   (34.6% logic, 65.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   14.011   (26.5% logic, 73.5% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R12C6C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.757ns (weighted slack = -160.877ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3409  (from i2c_slave_top/addr_i_7__N_704 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i3_3422_3423_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.775ns  (33.8% logic, 66.2% route), 6 logic levels.

 Constraint Details:

      9.775ns physical path delay i2c_slave_top/registers/SLICE_137 to SLICE_606 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.130ns skew and
      0.348ns M_SET requirement (totaling -2.982ns) by 12.757ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_137 to SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7B.CLK to      R10C7B.Q0 i2c_slave_top/registers/SLICE_137 (from i2c_slave_top/addr_i_7__N_704)
ROUTE         7     1.055      R10C7B.Q0 to      R10C8C.B1 i2c_slave_top/registers/n5955
CTOF_DEL    ---     0.495      R10C8C.B1 to      R10C8C.F1 i2c_slave_top/registers/SLICE_376
ROUTE        76     2.944      R10C8C.F1 to     R11C14A.B1 i2c_slave_top/n16546
C1TOFCO_DE  ---     0.889     R11C14A.B1 to    R11C14A.FCO i2c_slave_top/SLICE_8
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI i2c_slave_top/registers/n13112
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO i2c_slave_top/SLICE_7
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI i2c_slave_top/registers/n13113
FCITOF0_DE  ---     0.585    R11C14C.FCI to     R11C14C.F0 i2c_slave_top/registers/SLICE_6
ROUTE         1     1.460     R11C14C.F0 to     R10C11C.D1 i2c_slave_top/registers/addr_i_7_N_1056_3
CTOOFX_DEL  ---     0.721     R10C11C.D1 to   R10C11C.OFX0 i2c_slave_top/registers/SLICE_147
ROUTE         2     1.012   R10C11C.OFX0 to     R10C12B.M0 i2c_slave_top/registers/n5821 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.775   (33.8% logic, 66.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   14.011   (26.5% logic, 73.5% route), 6 logic levels.

      Destination Clock Path clk_50mhz to SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to    R10C12B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.562ns (weighted slack = -158.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3421  (from i2c_slave_top/addr_i_7__N_701 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3438_3439_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.233ns  (33.6% logic, 66.4% route), 6 logic levels.

 Constraint Details:

     10.233ns physical path delay i2c_slave_top/registers/SLICE_146 to SLICE_602 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.477ns skew and
      0.348ns M_SET requirement (totaling -2.329ns) by 12.562ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_146 to SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17B.CLK to     R10C17B.Q0 i2c_slave_top/registers/SLICE_146 (from i2c_slave_top/addr_i_7__N_701)
ROUTE         2     1.285     R10C17B.Q0 to      R10C9A.C1 i2c_slave_top/registers/n5967
CTOF_DEL    ---     0.495      R10C9A.C1 to      R10C9A.F1 i2c_slave_top/registers/SLICE_378
ROUTE        60     3.757      R10C9A.F1 to     R11C14C.B0 i2c_slave_top/registers/n16435
C0TOFCO_DE  ---     1.023     R11C14C.B0 to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOFCO_D  ---     0.162    R11C14D.FCI to    R11C14D.FCO i2c_slave_top/registers/SLICE_5
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI i2c_slave_top/registers/n13115
FCITOF0_DE  ---     0.585    R11C15A.FCI to     R11C15A.F0 i2c_slave_top/registers/SLICE_9
ROUTE         1     1.157     R11C15A.F0 to      R13C9A.D1 i2c_slave_top/registers/addr_i_7_N_1056_7
CTOOFX_DEL  ---     0.721      R13C9A.D1 to    R13C9A.OFX0 i2c_slave_top/registers/SLICE_159
ROUTE         2     0.596    R13C9A.OFX0 to      R13C9D.M0 i2c_slave_top/registers/n5837 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.233   (33.6% logic, 66.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   13.358   (27.8% logic, 72.2% route), 6 logic levels.

      Destination Clock Path clk_50mhz to SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R13C9D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.539ns (weighted slack = -158.128ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3409  (from i2c_slave_top/addr_i_7__N_704 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i1_3414_3415_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.557ns  (32.9% logic, 67.1% route), 5 logic levels.

 Constraint Details:

      9.557ns physical path delay i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_598 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.130ns skew and
      0.348ns M_SET requirement (totaling -2.982ns) by 12.539ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7B.CLK to      R10C7B.Q0 i2c_slave_top/registers/SLICE_137 (from i2c_slave_top/addr_i_7__N_704)
ROUTE         7     1.055      R10C7B.Q0 to      R10C8C.B1 i2c_slave_top/registers/n5955
CTOF_DEL    ---     0.495      R10C8C.B1 to      R10C8C.F1 i2c_slave_top/registers/SLICE_376
ROUTE        76     2.944      R10C8C.F1 to     R11C14A.B1 i2c_slave_top/n16546
C1TOFCO_DE  ---     0.889     R11C14A.B1 to    R11C14A.FCO i2c_slave_top/SLICE_8
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI i2c_slave_top/registers/n13112
FCITOF0_DE  ---     0.585    R11C14B.FCI to     R11C14B.F0 i2c_slave_top/SLICE_7
ROUTE         1     1.801     R11C14B.F0 to      R12C7B.A1 i2c_slave_top/registers/addr_i_7_N_1056_1
CTOOFX_DEL  ---     0.721      R12C7B.A1 to    R12C7B.OFX0 i2c_slave_top/registers/SLICE_141
ROUTE         2     0.615    R12C7B.OFX0 to      R12C9B.M0 i2c_slave_top/registers/n5813 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.557   (32.9% logic, 67.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   14.011   (26.5% logic, 73.5% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R12C9B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.437ns (weighted slack = -156.842ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3409  (from i2c_slave_top/addr_i_7__N_704 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i4_3426_3427_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.455ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      9.455ns physical path delay i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_605 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.130ns skew and
      0.348ns M_SET requirement (totaling -2.982ns) by 12.437ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7B.CLK to      R10C7B.Q0 i2c_slave_top/registers/SLICE_137 (from i2c_slave_top/addr_i_7__N_704)
ROUTE         7     1.055      R10C7B.Q0 to      R10C8C.B1 i2c_slave_top/registers/n5955
CTOF_DEL    ---     0.495      R10C8C.B1 to      R10C8C.F1 i2c_slave_top/registers/SLICE_376
ROUTE        76     2.944      R10C8C.F1 to     R11C14A.B1 i2c_slave_top/n16546
C1TOFCO_DE  ---     0.889     R11C14A.B1 to    R11C14A.FCO i2c_slave_top/SLICE_8
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI i2c_slave_top/registers/n13112
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO i2c_slave_top/SLICE_7
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI i2c_slave_top/registers/n13113
FCITOF1_DE  ---     0.643    R11C14C.FCI to     R11C14C.F1 i2c_slave_top/registers/SLICE_6
ROUTE         1     1.498     R11C14C.F1 to      R11C9A.A1 i2c_slave_top/registers/addr_i_7_N_1056_4
CTOOFX_DEL  ---     0.721      R11C9A.A1 to    R11C9A.OFX0 i2c_slave_top/registers/SLICE_150
ROUTE         2     0.596    R11C9A.OFX0 to      R11C9C.M0 i2c_slave_top/registers/n5825 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.455   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   14.011   (26.5% logic, 73.5% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R11C9C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.418ns (weighted slack = -156.602ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3421  (from i2c_slave_top/addr_i_7__N_701 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_3430_3431_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:              10.271ns  (31.9% logic, 68.1% route), 5 logic levels.

 Constraint Details:

     10.271ns physical path delay i2c_slave_top/registers/SLICE_146 to i2c_slave_top/registers/SLICE_153 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.477ns skew and
      0.166ns DIN_SET requirement (totaling -2.147ns) by 12.418ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_146 to i2c_slave_top/registers/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17B.CLK to     R10C17B.Q0 i2c_slave_top/registers/SLICE_146 (from i2c_slave_top/addr_i_7__N_701)
ROUTE         2     1.285     R10C17B.Q0 to      R10C9A.C1 i2c_slave_top/registers/n5967
CTOF_DEL    ---     0.495      R10C9A.C1 to      R10C9A.F1 i2c_slave_top/registers/SLICE_378
ROUTE        60     3.757      R10C9A.F1 to     R11C14C.B0 i2c_slave_top/registers/n16435
C0TOFCO_DE  ---     1.023     R11C14C.B0 to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOF0_DE  ---     0.585    R11C14D.FCI to     R11C14D.F0 i2c_slave_top/registers/SLICE_5
ROUTE         1     1.925     R11C14D.F0 to      R12C7C.A1 i2c_slave_top/registers/addr_i_7_N_1056_5
CTOOFX_DEL  ---     0.721      R12C7C.A1 to    R12C7C.OFX0 i2c_slave_top/registers/SLICE_153
ROUTE         2     0.028    R12C7C.OFX0 to     R12C7C.DI0 i2c_slave_top/registers/n5829 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                   10.271   (31.9% logic, 68.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   13.358   (27.8% logic, 72.2% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R12C7C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.362ns (weighted slack = -155.896ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3409  (from i2c_slave_top/addr_i_7__N_704 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i7_3438_3439_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.380ns  (38.7% logic, 61.3% route), 8 logic levels.

 Constraint Details:

      9.380ns physical path delay i2c_slave_top/registers/SLICE_137 to SLICE_602 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.130ns skew and
      0.348ns M_SET requirement (totaling -2.982ns) by 12.362ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_137 to SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7B.CLK to      R10C7B.Q0 i2c_slave_top/registers/SLICE_137 (from i2c_slave_top/addr_i_7__N_704)
ROUTE         7     1.055      R10C7B.Q0 to      R10C8C.B1 i2c_slave_top/registers/n5955
CTOF_DEL    ---     0.495      R10C8C.B1 to      R10C8C.F1 i2c_slave_top/registers/SLICE_376
ROUTE        76     2.944      R10C8C.F1 to     R11C14A.B1 i2c_slave_top/n16546
C1TOFCO_DE  ---     0.889     R11C14A.B1 to    R11C14A.FCO i2c_slave_top/SLICE_8
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI i2c_slave_top/registers/n13112
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO i2c_slave_top/SLICE_7
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI i2c_slave_top/registers/n13113
FCITOFCO_D  ---     0.162    R11C14C.FCI to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOFCO_D  ---     0.162    R11C14D.FCI to    R11C14D.FCO i2c_slave_top/registers/SLICE_5
ROUTE         1     0.000    R11C14D.FCO to    R11C15A.FCI i2c_slave_top/registers/n13115
FCITOF0_DE  ---     0.585    R11C15A.FCI to     R11C15A.F0 i2c_slave_top/registers/SLICE_9
ROUTE         1     1.157     R11C15A.F0 to      R13C9A.D1 i2c_slave_top/registers/addr_i_7_N_1056_7
CTOOFX_DEL  ---     0.721      R13C9A.D1 to    R13C9A.OFX0 i2c_slave_top/registers/SLICE_159
ROUTE         2     0.596    R13C9A.OFX0 to      R13C9D.M0 i2c_slave_top/registers/n5837 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.380   (38.7% logic, 61.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   14.011   (26.5% logic, 73.5% route), 6 logic levels.

      Destination Clock Path clk_50mhz to SLICE_602:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R13C9D.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.259ns (weighted slack = -154.597ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3421  (from i2c_slave_top/addr_i_7__N_701 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_3434_3435_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.930ns  (33.6% logic, 66.4% route), 5 logic levels.

 Constraint Details:

      9.930ns physical path delay i2c_slave_top/registers/SLICE_146 to i2c_slave_top/registers/SLICE_603 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      2.477ns skew and
      0.348ns M_SET requirement (totaling -2.329ns) by 12.259ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_146 to i2c_slave_top/registers/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C17B.CLK to     R10C17B.Q0 i2c_slave_top/registers/SLICE_146 (from i2c_slave_top/addr_i_7__N_701)
ROUTE         2     1.285     R10C17B.Q0 to      R10C9A.C1 i2c_slave_top/registers/n5967
CTOF_DEL    ---     0.495      R10C9A.C1 to      R10C9A.F1 i2c_slave_top/registers/SLICE_378
ROUTE        60     3.757      R10C9A.F1 to     R11C14C.B0 i2c_slave_top/registers/n16435
C0TOFCO_DE  ---     1.023     R11C14C.B0 to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOF1_DE  ---     0.643    R11C14D.FCI to     R11C14D.F1 i2c_slave_top/registers/SLICE_5
ROUTE         1     0.958     R11C14D.F1 to     R10C12C.D1 i2c_slave_top/registers/addr_i_7_N_1056_6
CTOOFX_DEL  ---     0.721     R10C12C.D1 to   R10C12C.OFX0 i2c_slave_top/registers/SLICE_156
ROUTE         2     0.596   R10C12C.OFX0 to     R10C12A.M0 i2c_slave_top/registers/n5833 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.930   (33.6% logic, 66.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   13.358   (27.8% logic, 72.2% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to    R10C12A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.


Error: The following path exceeds requirements by 12.218ns (weighted slack = -154.080ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/i3409  (from i2c_slave_top/addr_i_7__N_704 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i5_3430_3431_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               9.418ns  (36.8% logic, 63.2% route), 7 logic levels.

 Constraint Details:

      9.418ns physical path delay i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_153 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 6.255ns)
      0.496ns delay constraint less
      3.130ns skew and
      0.166ns DIN_SET requirement (totaling -2.800ns) by 12.218ns

 Physical Path Details:

      Data path i2c_slave_top/registers/SLICE_137 to i2c_slave_top/registers/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C7B.CLK to      R10C7B.Q0 i2c_slave_top/registers/SLICE_137 (from i2c_slave_top/addr_i_7__N_704)
ROUTE         7     1.055      R10C7B.Q0 to      R10C8C.B1 i2c_slave_top/registers/n5955
CTOF_DEL    ---     0.495      R10C8C.B1 to      R10C8C.F1 i2c_slave_top/registers/SLICE_376
ROUTE        76     2.944      R10C8C.F1 to     R11C14A.B1 i2c_slave_top/n16546
C1TOFCO_DE  ---     0.889     R11C14A.B1 to    R11C14A.FCO i2c_slave_top/SLICE_8
ROUTE         1     0.000    R11C14A.FCO to    R11C14B.FCI i2c_slave_top/registers/n13112
FCITOFCO_D  ---     0.162    R11C14B.FCI to    R11C14B.FCO i2c_slave_top/SLICE_7
ROUTE         1     0.000    R11C14B.FCO to    R11C14C.FCI i2c_slave_top/registers/n13113
FCITOFCO_D  ---     0.162    R11C14C.FCI to    R11C14C.FCO i2c_slave_top/registers/SLICE_6
ROUTE         1     0.000    R11C14C.FCO to    R11C14D.FCI i2c_slave_top/registers/n13114
FCITOF0_DE  ---     0.585    R11C14D.FCI to     R11C14D.F0 i2c_slave_top/registers/SLICE_5
ROUTE         1     1.925     R11C14D.F0 to      R12C7C.A1 i2c_slave_top/registers/addr_i_7_N_1056_5
CTOOFX_DEL  ---     0.721      R12C7C.A1 to    R12C7C.OFX0 i2c_slave_top/registers/SLICE_153
ROUTE         2     0.028    R12C7C.OFX0 to     R12C7C.DI0 i2c_slave_top/registers/n5829 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    9.418   (36.8% logic, 63.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   14.011   (26.5% logic, 73.5% route), 6 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.452      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     3.368       R9C3A.Q0 to     R12C7C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                   10.881   (20.9% logic, 79.1% route), 3 logic levels.

Warning:   5.795MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;
            6 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.464ns (weighted slack = -10.309ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               4.962ns  (29.1% logic, 70.9% route), 3 logic levels.

 Constraint Details:

      4.962ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_143 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -5.084ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.498ns) by 0.464ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C11A.D0 n16517
CTOF_DEL    ---     0.495     R11C11A.D0 to     R11C11A.F0 SLICE_629
ROUTE         2     1.084     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    4.962   (29.1% logic, 70.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.008      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.495      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     1.451      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                   11.409   (28.6% logic, 71.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.033ns (weighted slack = 0.091ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               4.772ns  (30.2% logic, 69.8% route), 3 logic levels.

 Constraint Details:

      4.772ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_143 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.348ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.805ns) by 0.033ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C11A.D0 n16517
CTOF_DEL    ---     0.495     R11C11A.D0 to     R11C11A.F0 SLICE_629
ROUTE         2     1.084     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    4.772   (30.2% logic, 69.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.008      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.495      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     1.451      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                   11.409   (28.6% logic, 71.4% route), 5 logic levels.


Passed: The following path meets requirements by 1.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               4.448ns  (32.4% logic, 67.6% route), 3 logic levels.

 Constraint Details:

      4.448ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_143 meets
      3.266ns delay constraint less
     -3.220ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.753ns) by 1.305ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C11A.D0 n16517
CTOF_DEL    ---     0.495     R11C11A.D0 to     R11C11A.F0 SLICE_629
ROUTE         2     1.084     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    4.448   (32.4% logic, 67.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.008      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.495      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     1.451      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                   11.409   (28.6% logic, 71.4% route), 5 logic levels.


Passed: The following path meets requirements by 1.317ns (weighted slack = 3.615ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               3.488ns  (27.2% logic, 72.8% route), 2 logic levels.

 Constraint Details:

      3.488ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.348ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.805ns) by 1.317ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.457     R11C14A.Q0 to     R11C11A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C11A.A0 to     R11C11A.F0 SLICE_629
ROUTE         2     1.084     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    3.488   (27.2% logic, 72.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.008      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.495      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     1.451      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                   11.409   (28.6% logic, 71.4% route), 5 logic levels.


Passed: The following path meets requirements by 0.715ns (weighted slack = 3.925ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               3.495ns  (27.1% logic, 72.9% route), 2 logic levels.

 Constraint Details:

      3.495ns physical path delay i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_143 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -4.348ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.210ns) by 0.715ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q0 i2c_slave_top/SLICE_54 (from clk_div2)
ROUTE         3     1.464       R9C9B.Q0 to     R11C11A.B0 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.495     R11C11A.B0 to     R11C11A.F0 SLICE_629
ROUTE         2     1.084     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    3.495   (27.1% logic, 72.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C9B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.008      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.495      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     1.451      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                   11.409   (28.6% logic, 71.4% route), 5 logic levels.


Passed: The following path meets requirements by 1.629ns (weighted slack = 4.471ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               3.176ns  (29.8% logic, 70.2% route), 2 logic levels.

 Constraint Details:

      3.176ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.348ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.805ns) by 1.629ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     1.145     R11C14A.Q1 to     R11C11A.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C11A.C0 to     R11C11A.F0 SLICE_629
ROUTE         2     1.084     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    3.176   (29.8% logic, 70.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.008      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.495      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     1.451      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                   11.409   (28.6% logic, 71.4% route), 5 logic levels.

Warning:  73.665MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.824ns (weighted slack = -18.307ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               6.888ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      6.888ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -6.650ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.064ns) by 0.824ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D1 n16517
CTOF_DEL    ---     0.495     R11C15D.D1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     2.118     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    6.888   (20.9% logic, 79.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   12.975   (25.2% logic, 74.8% route), 5 logic levels.


Error: The following path exceeds requirements by 0.327ns (weighted slack = -0.897ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               6.698ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      6.698ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -5.914ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.371ns) by 0.327ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D1 n16517
CTOF_DEL    ---     0.495     R11C15D.D1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     2.118     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    6.698   (21.5% logic, 78.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   12.975   (25.2% logic, 74.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.945ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               6.374ns  (22.6% logic, 77.4% route), 3 logic levels.

 Constraint Details:

      6.374ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_140 meets
      3.266ns delay constraint less
     -4.786ns skew and
      0.733ns LSRREC_SET requirement (totaling 7.319ns) by 0.945ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D1 n16517
CTOF_DEL    ---     0.495     R11C15D.D1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     2.118     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    6.374   (22.6% logic, 77.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   12.975   (25.2% logic, 74.8% route), 5 logic levels.


Passed: The following path meets requirements by 1.824ns (weighted slack = 5.006ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               4.547ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      4.547ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -5.914ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.371ns) by 1.824ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.482     R11C14A.Q0 to     R11C15D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C15D.B1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     2.118     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    4.547   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   12.975   (25.2% logic, 74.8% route), 5 logic levels.


Passed: The following path meets requirements by 1.116ns (weighted slack = 6.126ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i1  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               4.660ns  (20.3% logic, 79.7% route), 2 logic levels.

 Constraint Details:

      4.660ns physical path delay i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_140 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -5.914ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.776ns) by 1.116ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C9A.CLK to       R9C9A.Q1 i2c_slave_top/SLICE_53 (from clk_div2)
ROUTE         3     1.595       R9C9A.Q1 to     R11C15D.C1 i2c_slave_top/addr_start_1
CTOF_DEL    ---     0.495     R11C15D.C1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     2.118     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    4.660   (20.3% logic, 79.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C9A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   12.975   (25.2% logic, 74.8% route), 5 logic levels.


Passed: The following path meets requirements by 2.289ns (weighted slack = 6.282ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               4.082ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      4.082ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -5.914ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.371ns) by 2.289ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     1.017     R11C14A.Q1 to     R11C15D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C15D.A1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     2.118     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    4.082   (23.2% logic, 76.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.495     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     1.880     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                   12.975   (25.2% logic, 74.8% route), 5 logic levels.

Warning:  46.354MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;
            6 items scored, 1 timing error detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.401ns (weighted slack = -8.909ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               5.498ns  (26.2% logic, 73.8% route), 3 logic levels.

 Constraint Details:

      5.498ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_146 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -5.683ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.097ns) by 0.401ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.495     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.620     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    5.498   (26.2% logic, 73.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   12.008   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.096ns (weighted slack = 0.263ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               5.308ns  (27.2% logic, 72.8% route), 3 logic levels.

 Constraint Details:

      5.308ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_146 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.947ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.404ns) by 0.096ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.495     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.620     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    5.308   (27.2% logic, 72.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   12.008   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 1.368ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               4.984ns  (28.9% logic, 71.1% route), 3 logic levels.

 Constraint Details:

      4.984ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_146 meets
      3.266ns delay constraint less
     -3.819ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.352ns) by 1.368ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.495     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.620     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    4.984   (28.9% logic, 71.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   12.008   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.325ns (weighted slack = 1.784ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               4.484ns  (21.1% logic, 78.9% route), 2 logic levels.

 Constraint Details:

      4.484ns physical path delay i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_146 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -4.947ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.809ns) by 0.325ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C9B.CLK to       R9C9B.Q1 i2c_slave_top/SLICE_54 (from clk_div2)
ROUTE         3     1.917       R9C9B.Q1 to     R11C12D.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.495     R11C12D.A1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.620     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    4.484   (21.1% logic, 78.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C9B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   12.008   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 1.330ns (weighted slack = 3.650ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               4.074ns  (23.2% logic, 76.8% route), 2 logic levels.

 Constraint Details:

      4.074ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.947ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.404ns) by 1.330ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.507     R11C14A.Q0 to     R11C12D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C12D.B1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.620     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    4.074   (23.2% logic, 76.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   12.008   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 2.033ns (weighted slack = 5.580ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               3.371ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.371ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.947ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.404ns) by 2.033ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.804     R11C14A.Q1 to     R11C12D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C12D.C1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.620     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    3.371   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.495     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     1.805     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                   12.008   (27.2% logic, 72.8% route), 5 logic levels.

Warning:  82.136MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;
            6 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.558ns (weighted slack = -34.615ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               6.228ns  (23.2% logic, 76.8% route), 3 logic levels.

 Constraint Details:

      6.228ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -5.256ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.670ns) by 1.558ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D1 n16517
CTOF_DEL    ---     0.495     R11C12A.D1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     2.350     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    6.228   (23.2% logic, 76.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.495     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     1.378     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                   11.581   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 1.061ns (weighted slack = -2.912ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               6.038ns  (23.9% logic, 76.1% route), 3 logic levels.

 Constraint Details:

      6.038ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.520ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.977ns) by 1.061ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D1 n16517
CTOF_DEL    ---     0.495     R11C12A.D1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     2.350     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    6.038   (23.9% logic, 76.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.495     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     1.378     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                   11.581   (28.2% logic, 71.8% route), 5 logic levels.


Error: The following path exceeds requirements by 0.008ns (weighted slack = -0.044ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i4  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               4.390ns  (21.6% logic, 78.4% route), 2 logic levels.

 Constraint Details:

      4.390ns physical path delay i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -4.520ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.382ns) by 0.008ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/SLICE_55 (from clk_div2)
ROUTE         3     1.093      R9C11C.Q0 to     R11C12A.C1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.495     R11C12A.C1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     2.350     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    4.390   (21.6% logic, 78.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R9C11C.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.495     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     1.378     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                   11.581   (28.2% logic, 71.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.211ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               5.714ns  (25.2% logic, 74.8% route), 3 logic levels.

 Constraint Details:

      5.714ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_149 meets
      3.266ns delay constraint less
     -3.392ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.925ns) by 0.211ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D1 n16517
CTOF_DEL    ---     0.495     R11C12A.D1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     2.350     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    5.714   (25.2% logic, 74.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.495     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     1.378     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                   11.581   (28.2% logic, 71.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.210ns (weighted slack = 0.576ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               4.767ns  (19.9% logic, 80.1% route), 2 logic levels.

 Constraint Details:

      4.767ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.520ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.977ns) by 0.210ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.470     R11C14A.Q0 to     R11C12A.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C12A.A1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     2.350     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    4.767   (19.9% logic, 80.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.495     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     1.378     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                   11.581   (28.2% logic, 71.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.259ns (weighted slack = 0.711ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               4.718ns  (20.1% logic, 79.9% route), 2 logic levels.

 Constraint Details:

      4.718ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.520ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.977ns) by 0.259ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     1.421     R11C14A.Q1 to     R11C12A.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C12A.B1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     2.350     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    4.718   (20.1% logic, 79.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.495     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     1.378     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                   11.581   (28.2% logic, 71.8% route), 5 logic levels.

Warning:  26.398MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.940ns (weighted slack = -20.885ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               5.777ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      5.777ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -5.423ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.837ns) by 0.940ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D1 n16517
CTOF_DEL    ---     0.495     R11C12C.D1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.899     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    5.777   (25.0% logic, 75.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.495     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.545     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                   11.748   (27.8% logic, 72.2% route), 5 logic levels.


Error: The following path exceeds requirements by 0.443ns (weighted slack = -1.216ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               5.587ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      5.587ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.687ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.144ns) by 0.443ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D1 n16517
CTOF_DEL    ---     0.495     R11C12C.D1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.899     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    5.587   (25.8% logic, 74.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.495     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.545     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                   11.748   (27.8% logic, 72.2% route), 5 logic levels.


Passed: The following path meets requirements by 0.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               5.263ns  (27.4% logic, 72.6% route), 3 logic levels.

 Constraint Details:

      5.263ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_152 meets
      3.266ns delay constraint less
     -3.559ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.092ns) by 0.829ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D1 n16517
CTOF_DEL    ---     0.495     R11C12C.D1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.899     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    5.263   (27.4% logic, 72.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.495     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.545     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                   11.748   (27.8% logic, 72.2% route), 5 logic levels.


Passed: The following path meets requirements by 0.828ns (weighted slack = 2.272ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               4.316ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      4.316ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.687ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.144ns) by 0.828ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.470     R11C14A.Q0 to     R11C12C.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C12C.A1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.899     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    4.316   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.495     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.545     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                   11.748   (27.8% logic, 72.2% route), 5 logic levels.


Passed: The following path meets requirements by 0.877ns (weighted slack = 2.407ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               4.267ns  (22.2% logic, 77.8% route), 2 logic levels.

 Constraint Details:

      4.267ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.687ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.144ns) by 0.877ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     1.421     R11C14A.Q1 to     R11C12C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C12C.B1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.899     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    4.267   (22.2% logic, 77.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.495     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.545     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                   11.748   (27.8% logic, 72.2% route), 5 logic levels.


Passed: The following path meets requirements by 0.611ns (weighted slack = 3.354ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               3.938ns  (24.0% logic, 76.0% route), 2 logic levels.

 Constraint Details:

      3.938ns physical path delay i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_152 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -4.687ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.549ns) by 0.611ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/SLICE_55 (from clk_div2)
ROUTE         3     1.092      R9C11C.Q1 to     R11C12C.C1 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.495     R11C12C.C1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.899     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    3.938   (24.0% logic, 76.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R9C11C.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.495     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     1.545     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                   11.748   (27.8% logic, 72.2% route), 5 logic levels.

Warning:  41.408MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.629ns (weighted slack = -13.975ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               4.962ns  (29.1% logic, 70.9% route), 3 logic levels.

 Constraint Details:

      4.962ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -4.919ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.333ns) by 0.629ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D1 n16517
CTOF_DEL    ---     0.495     R11C12B.D1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.084     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    4.962   (29.1% logic, 70.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.495     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.041     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                   11.244   (29.0% logic, 71.0% route), 5 logic levels.


Error: The following path exceeds requirements by 0.132ns (weighted slack = -0.362ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               4.772ns  (30.2% logic, 69.8% route), 3 logic levels.

 Constraint Details:

      4.772ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.183ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.640ns) by 0.132ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D1 n16517
CTOF_DEL    ---     0.495     R11C12B.D1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.084     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    4.772   (30.2% logic, 69.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.495     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.041     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                   11.244   (29.0% logic, 71.0% route), 5 logic levels.


Passed: The following path meets requirements by 1.140ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               4.448ns  (32.4% logic, 67.6% route), 3 logic levels.

 Constraint Details:

      4.448ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_155 meets
      3.266ns delay constraint less
     -3.055ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.588ns) by 1.140ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D1 n16517
CTOF_DEL    ---     0.495     R11C12B.D1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.084     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    4.448   (32.4% logic, 67.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.495     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.041     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                   11.244   (29.0% logic, 71.0% route), 5 logic levels.


Passed: The following path meets requirements by 1.102ns (weighted slack = 3.024ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               3.538ns  (26.8% logic, 73.2% route), 2 logic levels.

 Constraint Details:

      3.538ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.183ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.640ns) by 1.102ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.507     R11C14A.Q0 to     R11C12B.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C12B.B1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.084     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    3.538   (26.8% logic, 73.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.495     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.041     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                   11.244   (29.0% logic, 71.0% route), 5 logic levels.


Passed: The following path meets requirements by 0.702ns (weighted slack = 3.853ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               3.343ns  (28.3% logic, 71.7% route), 2 logic levels.

 Constraint Details:

      3.343ns physical path delay i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_155 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -4.183ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.045ns) by 0.702ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C9B.CLK to      R11C9B.Q0 i2c_slave_top/SLICE_56 (from clk_div2)
ROUTE         3     1.312      R11C9B.Q0 to     R11C12B.A1 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.495     R11C12B.A1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.084     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    3.343   (28.3% logic, 71.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C9B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.495     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.041     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                   11.244   (29.0% logic, 71.0% route), 5 logic levels.


Passed: The following path meets requirements by 1.805ns (weighted slack = 4.954ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               2.835ns  (33.4% logic, 66.6% route), 2 logic levels.

 Constraint Details:

      2.835ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.183ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.640ns) by 1.805ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.804     R11C14A.Q1 to     R11C12B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C12B.C1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.084     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    2.835   (33.4% logic, 66.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.253      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.495     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     1.041     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                   11.244   (29.0% logic, 71.0% route), 5 logic levels.

Warning:  58.001MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.622ns (weighted slack = -13.819ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               5.707ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      5.707ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -5.671ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.085ns) by 0.622ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D1 n16517
CTOF_DEL    ---     0.495     R11C13A.D1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.389     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    5.707   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.495     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.353     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                   11.996   (27.2% logic, 72.8% route), 5 logic levels.


Error: The following path exceeds requirements by 0.125ns (weighted slack = -0.343ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               5.517ns  (26.1% logic, 73.9% route), 3 logic levels.

 Constraint Details:

      5.517ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.935ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.392ns) by 0.125ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D1 n16517
CTOF_DEL    ---     0.495     R11C13A.D1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.389     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    5.517   (26.1% logic, 73.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.495     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.353     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                   11.996   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 1.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               5.193ns  (27.8% logic, 72.2% route), 3 logic levels.

 Constraint Details:

      5.193ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_158 meets
      3.266ns delay constraint less
     -3.807ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.340ns) by 1.147ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D1 n16517
CTOF_DEL    ---     0.495     R11C13A.D1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.389     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    5.193   (27.8% logic, 72.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.495     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.353     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                   11.996   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 0.684ns (weighted slack = 3.755ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               4.113ns  (23.0% logic, 77.0% route), 2 logic levels.

 Constraint Details:

      4.113ns physical path delay i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_158 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -4.935ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.797ns) by 0.684ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C9B.CLK to      R11C9B.Q1 i2c_slave_top/SLICE_56 (from clk_div2)
ROUTE         3     1.777      R11C9B.Q1 to     R11C13A.B1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.495     R11C13A.B1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.389     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    4.113   (23.0% logic, 77.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C9B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.495     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.353     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                   11.996   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 1.614ns (weighted slack = 4.430ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               3.778ns  (25.1% logic, 74.9% route), 2 logic levels.

 Constraint Details:

      3.778ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.935ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.392ns) by 1.614ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.442     R11C14A.Q0 to     R11C13A.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C13A.A1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.389     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    3.778   (25.1% logic, 74.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.495     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.353     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                   11.996   (27.2% logic, 72.8% route), 5 logic levels.


Passed: The following path meets requirements by 2.246ns (weighted slack = 6.164ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               3.146ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      3.146ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -4.935ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.392ns) by 2.246ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.810     R11C14A.Q1 to     R11C13A.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C13A.C1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.389     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    3.146   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     1.693      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.495     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     1.353     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                   11.996   (27.2% logic, 72.8% route), 5 logic levels.

Warning:  58.531MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;
            6 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.912ns (weighted slack = -20.263ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               6.662ns  (21.6% logic, 78.4% route), 3 logic levels.

 Constraint Details:

      6.662ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -6.336ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.750ns) by 0.912ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D0 n16517
CTOF_DEL    ---     0.495     R11C15B.D0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.892     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    6.662   (21.6% logic, 78.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   12.661   (25.8% logic, 74.2% route), 5 logic levels.


Error: The following path exceeds requirements by 0.415ns (weighted slack = -1.139ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               6.472ns  (22.3% logic, 77.7% route), 3 logic levels.

 Constraint Details:

      6.472ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -5.600ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.057ns) by 0.415ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.993      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.495      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D0 n16517
CTOF_DEL    ---     0.495     R11C15B.D0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.892     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    6.472   (22.3% logic, 77.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   12.661   (25.8% logic, 74.2% route), 5 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               6.148ns  (23.5% logic, 76.5% route), 3 logic levels.

 Constraint Details:

      6.148ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_137 meets
      3.266ns delay constraint less
     -4.472ns skew and
      0.733ns LSRREC_SET requirement (totaling 7.005ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.669      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.495      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D0 n16517
CTOF_DEL    ---     0.495     R11C15B.D0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.892     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    6.148   (23.5% logic, 76.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   12.661   (25.8% logic, 74.2% route), 5 logic levels.


Passed: The following path meets requirements by 1.736ns (weighted slack = 4.765ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               4.321ns  (21.9% logic, 78.1% route), 2 logic levels.

 Constraint Details:

      4.321ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -5.600ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.057ns) by 1.736ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     1.482     R11C14A.Q0 to     R11C15B.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.495     R11C15B.B0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.892     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    4.321   (21.9% logic, 78.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   12.661   (25.8% logic, 74.2% route), 5 logic levels.


Passed: The following path meets requirements by 2.201ns (weighted slack = 6.041ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               3.856ns  (24.6% logic, 75.4% route), 2 logic levels.

 Constraint Details:

      3.856ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -5.600ns skew and
      0.733ns LSRREC_SET requirement (totaling 6.057ns) by 2.201ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     1.017     R11C14A.Q1 to     R11C15B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.495     R11C15B.A0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.892     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    3.856   (24.6% logic, 75.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   12.661   (25.8% logic, 74.2% route), 5 logic levels.


Passed: The following path meets requirements by 1.331ns (weighted slack = 7.306ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               4.131ns  (22.9% logic, 77.1% route), 2 logic levels.

 Constraint Details:

      4.131ns physical path delay i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_137 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.595ns delay constraint less
     -5.600ns skew and
      0.733ns LSRREC_SET requirement (totaling 5.462ns) by 1.331ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C9A.CLK to       R9C9A.Q0 i2c_slave_top/SLICE_53 (from clk_div2)
ROUTE         3     1.292       R9C9A.Q0 to     R11C15B.C0 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.495     R11C15B.C0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.892     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    4.131   (22.9% logic, 77.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to      R9C9A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279
ROUTE         6     1.183      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.495      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     2.145      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.495     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     1.566     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                   12.661   (25.8% logic, 74.2% route), 5 logic levels.

Warning:  42.503MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.776ns (weighted slack = -61.676ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               4.054ns  (23.4% logic, 76.6% route), 2 logic levels.

 Constraint Details:

      4.054ns physical path delay SLICE_279 to SLICE_285 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.147ns delay constraint less
     -1.864ns skew and
      0.733ns LSRREC_SET requirement (totaling 1.278ns) by 2.776ns

 Physical Path Details:

      Data path SLICE_279 to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.519      R11C3D.Q0 to     R11C11A.A1 reset_n
CTOF_DEL    ---     0.495     R11C11A.A1 to     R11C11A.F1 SLICE_629
ROUTE         2     1.588     R11C11A.F1 to     R11C3C.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    4.054   (23.4% logic, 76.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.


Error: The following path exceeds requirements by 2.706ns (weighted slack = -35.351ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               4.481ns  (21.1% logic, 78.9% route), 2 logic levels.

 Constraint Details:

      4.481ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/SLICE_206 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.250ns delay constraint less
     -2.258ns skew and
      0.733ns LSRREC_SET requirement (totaling 1.775ns) by 2.706ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     1.519      R11C3D.Q0 to     R11C11A.A1 reset_n
CTOF_DEL    ---     0.495     R11C11A.A1 to     R11C11A.F1 SLICE_629
ROUTE         2     2.015     R11C11A.F1 to     R11C2A.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    4.481   (21.1% logic, 78.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.620        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    6.325   (28.8% logic, 71.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.


Error: The following path exceeds requirements by 7.368ns (weighted slack = -24.808ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               4.507ns  (21.0% logic, 79.0% route), 2 logic levels.

 Constraint Details:

      4.507ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to SLICE_285 exceeds
      (delay constraint based on source clock period of 8.386ns and destination clock period of 3.266ns)
      0.970ns delay constraint less
      3.098ns skew and
      0.733ns LSRREC_SET requirement (totaling -2.861ns) by 7.368ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C4A.CLK to      R11C4A.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     1.972      R11C4A.Q0 to     R11C11A.D1 reset_bus_i
CTOF_DEL    ---     0.495     R11C11A.D1 to     R11C11A.F1 SLICE_629
ROUTE         2     1.588     R11C11A.F1 to     R11C3C.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    4.507   (21.0% logic, 79.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to     R11C4A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.

      Destination Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.


Error: The following path exceeds requirements by 7.180ns (weighted slack = -19.689ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               4.934ns  (19.2% logic, 80.8% route), 2 logic levels.

 Constraint Details:

      4.934ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to i2c_slave_top/i2cslave_controller_top/SLICE_206 exceeds
      (delay constraint based on source clock period of 8.386ns and destination clock period of 3.266ns)
      1.191ns delay constraint less
      2.704ns skew and
      0.733ns LSRREC_SET requirement (totaling -2.246ns) by 7.180ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C4A.CLK to      R11C4A.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     1.972      R11C4A.Q0 to     R11C11A.D1 reset_bus_i
CTOF_DEL    ---     0.495     R11C11A.D1 to     R11C11A.F1 SLICE_629
ROUTE         2     2.015     R11C11A.F1 to     R11C2A.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    4.934   (19.2% logic, 80.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to     R11C4A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.


Error: The following path exceeds requirements by 3.048ns (weighted slack = -13.326ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               5.151ns  (18.4% logic, 81.6% route), 2 logic levels.

 Constraint Details:

      5.151ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_550 to i2c_slave_top/i2cslave_controller_top/SLICE_206 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.747ns delay constraint less
     -1.522ns skew and
      0.166ns DIN_SET requirement (totaling 2.103ns) by 3.048ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_550 to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550 (from clk_div2)
ROUTE        21     4.195     R11C13A.Q0 to      R11C2A.C0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.495      R11C2A.C0 to      R11C2A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_206
ROUTE         2     0.009      R11C2A.F0 to     R11C2A.DI0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    5.151   (18.4% logic, 81.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_550:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.


Error: The following path exceeds requirements by 4.195ns (weighted slack = -11.513ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               6.165ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      6.165ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_550 to SLICE_285 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      1.190ns delay constraint less
     -1.128ns skew and
      0.348ns M_SET requirement (totaling 1.970ns) by 4.195ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_550 to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550 (from clk_div2)
ROUTE        21     4.195     R11C13A.Q0 to      R11C2A.C0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.495      R11C2A.C0 to      R11C2A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_206
ROUTE         2     1.023      R11C2A.F0 to      R11C3C.M0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    6.165   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_550:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
                  --------
                    7.061   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.676      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.189   (27.8% logic, 72.2% route), 3 logic levels.

Warning:  15.398MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;
            852 items scored, 356 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 5.746ns (weighted slack = -356.933ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i3

   Delay:               8.303ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      8.303ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.282ns CE_SET requirement (totaling 2.557ns) by 5.746ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     0.453     R11C16D.F0 to     R11C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495     R11C16D.C1 to     R11C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         1     0.747     R11C16D.F1 to     R11C16B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3041
CTOF_DEL    ---     0.495     R11C16B.C1 to     R11C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         1     0.436     R11C16B.F1 to     R11C16B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n15702
CTOF_DEL    ---     0.495     R11C16B.C0 to     R11C16B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         4     2.165     R11C16B.F0 to       R7C9C.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    8.303   (29.3% logic, 70.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to      R7C9C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 5.630ns (weighted slack = -349.727ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i1  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               8.303ns  (29.3% logic, 70.7% route), 5 logic levels.

 Constraint Details:

      8.303ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.166ns DIN_SET requirement (totaling 2.673ns) by 5.630ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     2.029     R11C16D.F0 to      R11C6C.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495      R11C6C.A1 to      R11C6C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_365
ROUTE         1     0.436      R11C6C.F1 to      R11C6C.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n8
CTOF_DEL    ---     0.495      R11C6C.C0 to      R11C6C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_365
ROUTE         1     1.336      R11C6C.F0 to      R11C9D.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n2
CTOF_DEL    ---     0.495      R11C9D.B0 to      R11C9D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77
ROUTE         1     0.000      R11C9D.F0 to     R11C9D.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n13336 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    8.303   (29.3% logic, 70.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to     R11C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 5.561ns (weighted slack = -345.441ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               8.234ns  (29.5% logic, 70.5% route), 5 logic levels.

 Constraint Details:

      8.234ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.166ns DIN_SET requirement (totaling 2.673ns) by 5.561ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     2.981     R11C16D.F0 to       R7C9B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495       R7C9B.A1 to       R7C9B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_366
ROUTE         1     0.436       R7C9B.F1 to       R7C9B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n29
CTOF_DEL    ---     0.495       R7C9B.C0 to       R7C9B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_366
ROUTE         1     0.315       R7C9B.F0 to       R7C9C.D0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n2_adj_1755
CTOF_DEL    ---     0.495       R7C9C.D0 to       R7C9C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78
ROUTE         1     0.000       R7C9C.F0 to      R7C9C.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n13290 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    8.234   (29.5% logic, 70.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to      R7C9C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 5.325ns (weighted slack = -330.781ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i8  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               7.998ns  (24.2% logic, 75.8% route), 4 logic levels.

 Constraint Details:

      7.998ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.166ns DIN_SET requirement (totaling 2.673ns) by 5.325ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     2.493     R11C16D.F0 to      R13C5D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495      R13C5D.B1 to      R13C5D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_422
ROUTE         1     1.498      R13C5D.F1 to     R11C11B.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n2_adj_1765
CTOF_DEL    ---     0.495     R11C11B.A1 to     R11C11B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80
ROUTE         1     0.000     R11C11B.F1 to    R11C11B.DI1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n13296 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.998   (24.2% logic, 75.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to    R11C11B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 4.780ns (weighted slack = -296.927ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i6  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i5

   Delay:               7.337ns  (33.1% logic, 66.9% route), 5 logic levels.

 Constraint Details:

      7.337ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.282ns CE_SET requirement (totaling 2.557ns) by 4.780ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     0.453     R11C16D.F0 to     R11C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495     R11C16D.C1 to     R11C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         1     0.747     R11C16D.F1 to     R11C16B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3041
CTOF_DEL    ---     0.495     R11C16B.C1 to     R11C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         1     0.436     R11C16B.F1 to     R11C16B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n15702
CTOF_DEL    ---     0.495     R11C16B.C0 to     R11C16B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         4     1.199     R11C16B.F0 to     R11C11D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.337   (33.1% logic, 66.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to    R11C11D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 4.780ns (weighted slack = -296.927ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i8  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i7

   Delay:               7.337ns  (33.1% logic, 66.9% route), 5 logic levels.

 Constraint Details:

      7.337ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.282ns CE_SET requirement (totaling 2.557ns) by 4.780ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     0.453     R11C16D.F0 to     R11C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495     R11C16D.C1 to     R11C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         1     0.747     R11C16D.F1 to     R11C16B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3041
CTOF_DEL    ---     0.495     R11C16B.C1 to     R11C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         1     0.436     R11C16B.F1 to     R11C16B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n15702
CTOF_DEL    ---     0.495     R11C16B.C0 to     R11C16B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         4     1.199     R11C16B.F0 to     R11C11B.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.337   (33.1% logic, 66.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to    R11C11B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 4.780ns (weighted slack = -296.927ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i1

   Delay:               7.337ns  (33.1% logic, 66.9% route), 5 logic levels.

 Constraint Details:

      7.337ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.282ns CE_SET requirement (totaling 2.557ns) by 4.780ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     0.453     R11C16D.F0 to     R11C16D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495     R11C16D.C1 to     R11C16D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         1     0.747     R11C16D.F1 to     R11C16B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n3041
CTOF_DEL    ---     0.495     R11C16B.C1 to     R11C16B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         1     0.436     R11C16B.F1 to     R11C16B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n15702
CTOF_DEL    ---     0.495     R11C16B.C0 to     R11C16B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_424
ROUTE         4     1.199     R11C16B.F0 to      R11C9D.CE i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/out_n_enable_8 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.337   (33.1% logic, 66.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to     R11C9D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 4.740ns (weighted slack = -294.442ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               7.413ns  (26.1% logic, 73.9% route), 4 logic levels.

 Constraint Details:

      7.413ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.166ns DIN_SET requirement (totaling 2.673ns) by 4.740ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     2.334     R11C16D.F0 to       R6C7D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495       R6C7D.C1 to       R6C7D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_426
ROUTE         1     1.072       R6C7D.F1 to       R7C9C.D1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n2_adj_1757
CTOF_DEL    ---     0.495       R7C9C.D1 to       R7C9C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78
ROUTE         1     0.000       R7C9C.F1 to      R7C9C.DI1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n13293 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    7.413   (26.1% logic, 73.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to      R7C9C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 4.204ns (weighted slack = -261.146ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/data_buffer_i_i0_i6  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.877ns  (28.2% logic, 71.8% route), 4 logic levels.

 Constraint Details:

      6.877ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.166ns DIN_SET requirement (totaling 2.673ns) by 4.204ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.070      R11C2A.Q0 to     R11C16D.B0 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495     R11C16D.B0 to     R11C16D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_430
ROUTE         9     1.884     R11C16D.F0 to     R11C13C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n667
CTOF_DEL    ---     0.495     R11C13C.B1 to     R11C13C.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_423
ROUTE         1     0.986     R11C13C.F1 to     R11C11D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n2_adj_1761
CTOF_DEL    ---     0.495     R11C11D.A1 to     R11C11D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79
ROUTE         1     0.000     R11C11D.F1 to    R11C11D.DI1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n13295 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.877   (28.2% logic, 71.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to    R11C11D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.


Error: The following path exceeds requirements by 4.160ns (weighted slack = -258.413ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i5  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               6.833ns  (35.6% logic, 64.4% route), 5 logic levels.

 Constraint Details:

      6.833ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76 exceeds
      (delay constraint based on source clock period of 3.266ns and destination clock period of 8.386ns)
      0.135ns delay constraint less
     -2.704ns skew and
      0.166ns DIN_SET requirement (totaling 2.673ns) by 4.160ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_206 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R11C2A.CLK to      R11C2A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_206 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE        10     2.232      R11C2A.Q0 to      R11C4B.C1 next_state_i_3_N_181_0
CTOF_DEL    ---     0.495      R11C4B.C1 to      R11C4B.F1 SLICE_429
ROUTE         4     0.453      R11C4B.F1 to      R11C4B.C0 n4
CTOF_DEL    ---     0.495      R11C4B.C0 to      R11C4B.F0 SLICE_429
ROUTE         1     1.023      R11C4B.F0 to      R11C2D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n11685
CTOF_DEL    ---     0.495      R11C2D.B1 to      R11C2D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_610
ROUTE         1     0.693      R11C2D.F1 to      R11C2C.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n506
CTOF_DEL    ---     0.495      R11C2C.B0 to      R11C2C.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76
ROUTE         1     0.000      R11C2C.F0 to     R11C2C.DI0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/n14551 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    6.833   (35.6% logic, 64.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.452     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     1.070      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    8.583   (26.5% logic, 73.5% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     2.317        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.452     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     2.920      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.452    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     3.774     R11C13A.Q0 to     R11C2C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                   11.287   (20.2% logic, 79.8% route), 3 logic levels.

Warning:   2.737MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;
            5 items scored, 3 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.404ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               4.728ns  (20.0% logic, 80.0% route), 2 logic levels.

 Constraint Details:

      4.728ns physical path delay SLICE_278 to SLICE_279 exceeds
      2.501ns delay constraint less
      1.895ns skew and
      0.282ns CE_SET requirement (totaling 0.324ns) by 4.404ns

 Physical Path Details:

      Data path SLICE_278 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18D.CLK to     R11C18D.Q0 SLICE_278 (from reset_generator/clk_d2)
ROUTE         2     0.971     R11C18D.Q0 to     R11C17B.A0 reset_generator/in_d3
CTOF_DEL    ---     0.495     R11C17B.A0 to     R11C17B.F0 SLICE_277
ROUTE         1     2.810     R11C17B.F0 to      R11C3D.CE reset_generator/reset_n_N_12 (to reset_generator/clk_d2)
                  --------
                    4.728   (20.0% logic, 80.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.776       R7C5C.Q0 to    R11C18D.CLK reset_generator/clk_d2
                  --------
                    3.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               4.390ns  (21.6% logic, 78.4% route), 2 logic levels.

 Constraint Details:

      4.390ns physical path delay SLICE_277 to SLICE_279 exceeds
      2.501ns delay constraint less
      1.041ns skew and
      0.282ns CE_SET requirement (totaling 1.178ns) by 3.212ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C17B.CLK to     R11C17B.Q1 SLICE_277 (from reset_generator/clk_d2)
ROUTE         2     0.633     R11C17B.Q1 to     R11C17B.D0 reset_generator/in_d2
CTOF_DEL    ---     0.495     R11C17B.D0 to     R11C17B.F0 SLICE_277
ROUTE         1     2.810     R11C17B.F0 to      R11C3D.CE reset_generator/reset_n_N_12 (to reset_generator/clk_d2)
                  --------
                    4.390   (21.6% logic, 78.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.922       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               2.881ns  (15.7% logic, 84.3% route), 1 logic levels.

 Constraint Details:

      2.881ns physical path delay SLICE_278 to SLICE_279 exceeds
      2.501ns delay constraint less
      1.895ns skew and
      0.348ns M_SET requirement (totaling 0.258ns) by 2.623ns

 Physical Path Details:

      Data path SLICE_278 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C18D.CLK to     R11C18D.Q0 SLICE_278 (from reset_generator/clk_d2)
ROUTE         2     2.429     R11C18D.Q0 to      R11C3D.M0 reset_generator/in_d3 (to reset_generator/clk_d2)
                  --------
                    2.881   (15.7% logic, 84.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.776       R7C5C.Q0 to    R11C18D.CLK reset_generator/clk_d2
                  --------
                    3.776   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.881       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    1.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_20  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_21  (to reset_generator/clk_d2 +)

   Delay:               1.020ns  (44.3% logic, 55.7% route), 1 logic levels.

 Constraint Details:

      1.020ns physical path delay SLICE_277 to SLICE_277 meets
      2.501ns delay constraint less
      0.000ns skew and
      0.348ns M_SET requirement (totaling 2.153ns) by 1.133ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C17B.CLK to     R11C17B.Q0 SLICE_277 (from reset_generator/clk_d2)
ROUTE         1     0.568     R11C17B.Q0 to     R11C17B.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    1.020   (44.3% logic, 55.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.922       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.922       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d3_22  (to reset_generator/clk_d2 +)

   Delay:               1.443ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      1.443ns physical path delay SLICE_277 to SLICE_278 meets
      2.501ns delay constraint less
     -0.854ns skew and
      0.348ns M_SET requirement (totaling 3.007ns) by 1.564ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R11C17B.CLK to     R11C17B.Q1 SLICE_277 (from reset_generator/clk_d2)
ROUTE         2     0.991     R11C17B.Q1 to     R11C18D.M0 reset_generator/in_d2 (to reset_generator/clk_d2)
                  --------
                    1.443   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     2.922       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     3.776       R7C5C.Q0 to    R11C18D.CLK reset_generator/clk_d2
                  --------
                    3.776   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 144.823MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i7  (to heart_beat/prescale[15] +)

   Delay:               3.068ns  (78.6% logic, 21.4% route), 6 logic levels.

 Constraint Details:

      3.068ns physical path delay heart_beat/SLICE_28 to heart_beat/SLICE_38 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 0.925ns

 Physical Path Details:

      Data path heart_beat/SLICE_28 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11A.CLK to      R3C11A.Q1 heart_beat/SLICE_28 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11A.Q1 to      R3C11A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C11A.A1 to     R3C11A.FCO heart_beat/SLICE_28
ROUTE         1     0.000     R3C11A.FCO to     R3C11B.FCI heart_beat/n13144
FCITOFCO_D  ---     0.162     R3C11B.FCI to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO heart_beat/SLICE_39
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI heart_beat/n13147
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 heart_beat/SLICE_38
ROUTE         1     0.000      R3C12A.F0 to     R3C12A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    3.068   (78.6% logic, 21.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C12A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i7  (to heart_beat/prescale[15] +)

   Delay:               3.040ns  (78.4% logic, 21.6% route), 5 logic levels.

 Constraint Details:

      3.040ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_38 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 0.953ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11B.Q0 to      R3C11B.A0 heart_beat/n7
C0TOFCO_DE  ---     1.023      R3C11B.A0 to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO heart_beat/SLICE_39
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI heart_beat/n13147
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 heart_beat/SLICE_38
ROUTE         1     0.000      R3C12A.F0 to     R3C12A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    3.040   (78.4% logic, 21.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C12A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.029ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i6  (to heart_beat/prescale[15] +)

   Delay:               2.964ns  (77.9% logic, 22.1% route), 5 logic levels.

 Constraint Details:

      2.964ns physical path delay heart_beat/SLICE_28 to heart_beat/SLICE_39 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.029ns

 Physical Path Details:

      Data path heart_beat/SLICE_28 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11A.CLK to      R3C11A.Q1 heart_beat/SLICE_28 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11A.Q1 to      R3C11A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C11A.A1 to     R3C11A.FCO heart_beat/SLICE_28
ROUTE         1     0.000     R3C11A.FCO to     R3C11B.FCI heart_beat/n13144
FCITOFCO_D  ---     0.162     R3C11B.FCI to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOF1_DE  ---     0.643     R3C11D.FCI to      R3C11D.F1 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F1 to     R3C11D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.964   (77.9% logic, 22.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.057ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i6  (to heart_beat/prescale[15] +)

   Delay:               2.936ns  (77.7% logic, 22.3% route), 4 logic levels.

 Constraint Details:

      2.936ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_39 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.057ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11B.Q0 to      R3C11B.A0 heart_beat/n7
C0TOFCO_DE  ---     1.023      R3C11B.A0 to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOF1_DE  ---     0.643     R3C11D.FCI to      R3C11D.F1 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F1 to     R3C11D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.936   (77.7% logic, 22.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i5  (to heart_beat/prescale[15] +)

   Delay:               2.906ns  (77.4% logic, 22.6% route), 5 logic levels.

 Constraint Details:

      2.906ns physical path delay heart_beat/SLICE_28 to heart_beat/SLICE_39 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.087ns

 Physical Path Details:

      Data path heart_beat/SLICE_28 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11A.CLK to      R3C11A.Q1 heart_beat/SLICE_28 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11A.Q1 to      R3C11A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C11A.A1 to     R3C11A.FCO heart_beat/SLICE_28
ROUTE         1     0.000     R3C11A.FCO to     R3C11B.FCI heart_beat/n13144
FCITOFCO_D  ---     0.162     R3C11B.FCI to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOF0_DE  ---     0.585     R3C11D.FCI to      R3C11D.F0 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F0 to     R3C11D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    2.906   (77.4% logic, 22.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.087ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i7  (to heart_beat/prescale[15] +)

   Delay:               2.906ns  (77.4% logic, 22.6% route), 5 logic levels.

 Constraint Details:

      2.906ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_38 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.087ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q1 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11B.Q1 to      R3C11B.A1 heart_beat/n6
C1TOFCO_DE  ---     0.889      R3C11B.A1 to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO heart_beat/SLICE_39
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI heart_beat/n13147
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 heart_beat/SLICE_38
ROUTE         1     0.000      R3C12A.F0 to     R3C12A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.906   (77.4% logic, 22.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C12A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i7  (to heart_beat/prescale[15] +)

   Delay:               2.878ns  (77.2% logic, 22.8% route), 4 logic levels.

 Constraint Details:

      2.878ns physical path delay heart_beat/SLICE_40 to heart_beat/SLICE_38 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.115ns

 Physical Path Details:

      Data path heart_beat/SLICE_40 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11C.CLK to      R3C11C.Q0 heart_beat/SLICE_40 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11C.Q0 to      R3C11C.A0 heart_beat/n5_adj_1640
C0TOFCO_DE  ---     1.023      R3C11C.A0 to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOFCO_D  ---     0.162     R3C11D.FCI to     R3C11D.FCO heart_beat/SLICE_39
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI heart_beat/n13147
FCITOF0_DE  ---     0.585     R3C12A.FCI to      R3C12A.F0 heart_beat/SLICE_38
ROUTE         1     0.000      R3C12A.F0 to     R3C12A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    2.878   (77.2% logic, 22.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11C.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C12A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i5  (to heart_beat/prescale[15] +)

   Delay:               2.878ns  (77.2% logic, 22.8% route), 4 logic levels.

 Constraint Details:

      2.878ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_39 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.115ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q0 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11B.Q0 to      R3C11B.A0 heart_beat/n7
C0TOFCO_DE  ---     1.023      R3C11B.A0 to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOF0_DE  ---     0.585     R3C11D.FCI to      R3C11D.F0 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F0 to     R3C11D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    2.878   (77.2% logic, 22.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i4  (to heart_beat/prescale[15] +)

   Delay:               2.802ns  (76.6% logic, 23.4% route), 4 logic levels.

 Constraint Details:

      2.802ns physical path delay heart_beat/SLICE_28 to heart_beat/SLICE_40 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.191ns

 Physical Path Details:

      Data path heart_beat/SLICE_28 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11A.CLK to      R3C11A.Q1 heart_beat/SLICE_28 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11A.Q1 to      R3C11A.A1 heart_beat/n8
C1TOFCO_DE  ---     0.889      R3C11A.A1 to     R3C11A.FCO heart_beat/SLICE_28
ROUTE         1     0.000     R3C11A.FCO to     R3C11B.FCI heart_beat/n13144
FCITOFCO_D  ---     0.162     R3C11B.FCI to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOF1_DE  ---     0.643     R3C11C.FCI to      R3C11C.F1 heart_beat/SLICE_40
ROUTE         1     0.000      R3C11C.F1 to     R3C11C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    2.802   (76.6% logic, 23.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11A.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11C.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i6  (to heart_beat/prescale[15] +)

   Delay:               2.802ns  (76.6% logic, 23.4% route), 4 logic levels.

 Constraint Details:

      2.802ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_39 meets
      4.159ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 3.993ns) by 1.191ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R3C11B.CLK to      R3C11B.Q1 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.656      R3C11B.Q1 to      R3C11B.A1 heart_beat/n6
C1TOFCO_DE  ---     0.889      R3C11B.A1 to     R3C11B.FCO heart_beat/SLICE_27
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI heart_beat/n13145
FCITOFCO_D  ---     0.162     R3C11C.FCI to     R3C11C.FCO heart_beat/SLICE_40
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI heart_beat/n13146
FCITOF1_DE  ---     0.643     R3C11D.FCI to      R3C11D.F1 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F1 to     R3C11D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    2.802   (76.6% logic, 23.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.922     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    2.922   (0.0% logic, 100.0% route), 0 logic levels.

Report:  309.215MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_50mhz_c" 399.840000  |             |             |
MHz ;                                   |  399.840 MHz|  400.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "clk_div2" 84.218000 MHz  |             |             |
;                                       |   84.218 MHz|    1.190 MHz|   7 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
159.872000 MHz ;                        |  159.872 MHz|    5.795 MHz|   5 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_702"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   73.665 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_703"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   46.354 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_701"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   82.136 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_700"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   26.398 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_699"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   41.408 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_698"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   58.001 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_695"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   58.531 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_704"         |             |             |
306.185000 MHz ;                        |  306.185 MHz|   42.503 MHz|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
306.185000 MHz ;                        |  306.185 MHz|   15.398 MHz|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 119.246000 MHz ;  |  119.246 MHz|    2.737 MHz|   5 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
399.840000 MHz ;                        |  399.840 MHz|  144.823 MHz|   2 *
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
240.442000 MHz ;                        |  240.442 MHz|  309.215 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


13 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
i2c_slave_top/registers/n2558           |      10|    1075|     21.99%
                                        |        |        |
i2c_slave_top/registers/n96             |       1|     687|     14.05%
                                        |        |        |
i2c_slave_top/registers/n16548          |      60|     666|     13.62%
                                        |        |        |
i2c_slave_top/registers/n5992           |       8|     661|     13.52%
                                        |        |        |
i2c_slave_top/registers/n16559          |      56|     616|     12.60%
                                        |        |        |
i2c_slave_top/registers/n16435          |      60|     576|     11.78%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 15 clocks:

Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_120.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_704   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_703   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_702   Source: SLICE_420.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_701   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_700   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_699   Source: i2c_slave_top/i2cslave_controller_top/SLICE_548.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_698   Source: i2c_slave_top/i2cslave_controller_top/SLICE_549.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_695   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0   Loads: 21
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;   Transfers: 2

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_704   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_703   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_702   Source: SLICE_420.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_701   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_700   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_699   Source: i2c_slave_top/i2cslave_controller_top/SLICE_548.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_698   Source: i2c_slave_top/i2cslave_controller_top/SLICE_549.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_695   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: heart_beat/SLICE_29.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;

Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0   Loads: 200
   Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;

   Data transfers from:
   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_120.Q0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_704   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551.F1
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_703   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_702   Source: SLICE_420.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_701   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_700   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_699   Source: i2c_slave_top/i2cslave_controller_top/SLICE_548.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_698   Source: i2c_slave_top/i2cslave_controller_top/SLICE_549.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_695   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

Clock Domain: clk_50mhz_c   Source: clk_50mhz.PAD   Loads: 2
   Covered under: FREQUENCY NET "clk_50mhz_c" 399.840000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 4889  Score: 1695174155
Cumulative negative slack: 1695043438

Constraints cover 15029 paths, 62 nets, and 4068 connections (98.95% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Wed Apr 16 13:54:37 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Safety_impl1.twr -gui -msgset C:/Project/Working/FPGA/HOME/Lattice/4162025/Safety/Rev_1/promote.xml Safety_impl1.ncd Safety_impl1.prf 
Design file:     safety_impl1.ncd
Preference file: safety_impl1.prf
Device,speed:    LCMXO2-2000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_50mhz_c" 399.840000 MHz ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/clk_d2_19  (from clk_50mhz_c +)
   Destination:    FF         Data in        reset_generator/clk_d2_19  (to clk_50mhz_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_276 to SLICE_276 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_276 to SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C5C.CLK to       R7C5C.Q0 SLICE_276 (from clk_50mhz_c)
ROUTE         4     0.132       R7C5C.Q0 to       R7C5C.A0 reset_generator/clk_d2
CTOF_DEL    ---     0.101       R7C5C.A0 to       R7C5C.F0 SLICE_276
ROUTE         1     0.000       R7C5C.F0 to      R7C5C.DI0 reset_generator/clk_d2_N_16 (to clk_50mhz_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
                  --------
                    0.826   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_50mhz to SLICE_276:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
                  --------
                    0.826   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clock_generator/clk_div2_8  (from clk_50mhz_c +)
   Destination:    FF         Data in        clock_generator/clk_div2_8  (to clk_50mhz_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clock_generator/SLICE_49 to clock_generator/SLICE_49 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clock_generator/SLICE_49 to clock_generator/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49 (from clk_50mhz_c)
ROUTE       200     0.132      R2C14A.Q0 to      R2C14A.A0 clk_div2
CTOF_DEL    ---     0.101      R2C14A.A0 to      R2C14A.F0 clock_generator/SLICE_49
ROUTE         1     0.000      R2C14A.F0 to     R2C14A.DI0 clk_div2_N_18 (to clk_50mhz_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to clock_generator/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
                  --------
                    0.730   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_50mhz to clock_generator/SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
                  --------
                    0.730   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_div2" 84.218000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1_13  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d2_14  (to clk_div2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R4C17A.CLK to      R4C17A.Q0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67 (from clk_div2)
ROUTE         1     0.152      R4C17A.Q0 to      R4C17A.M1 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/in_d1 (to clk_div2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to     R4C17A.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to     R4C17A.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d1_13  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d2_14  (to clk_div2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C20D.CLK to      R9C20D.Q0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70 (from clk_div2)
ROUTE         1     0.152      R9C20D.Q0 to      R9C20D.M1 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d1 (to clk_div2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to     R9C20D.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to i2c_slave_top/i2cslave_controller_top/filter_sda_inst/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to     R9C20D.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg1_i_789  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/wr_done_reg2_i_790  (to clk_div2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay i2c_slave_top/SLICE_7 to i2c_slave_top/SLICE_7 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_7 to i2c_slave_top/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14B.CLK to     R11C14B.Q0 i2c_slave_top/SLICE_7 (from clk_div2)
ROUTE         3     0.154     R11C14B.Q0 to     R11C14B.M1 i2c_slave_top/wr_done_reg1_i (to clk_div2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to i2c_slave_top/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R11C14B.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to i2c_slave_top/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R11C14B.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d3_15  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/filter_sda_inst/out_n_16  (to clk_div2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_548 to i2c_slave_top/i2cslave_controller_top/SLICE_549 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_548 to i2c_slave_top/i2cslave_controller_top/SLICE_549:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C12C.CLK to     R11C12C.Q1 i2c_slave_top/i2cslave_controller_top/SLICE_548 (from clk_div2)
ROUTE         2     0.154     R11C12C.Q1 to     R11C12B.M0 i2c_slave_top/i2cslave_controller_top/filter_sda_inst/in_d3 (to clk_div2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to i2c_slave_top/i2cslave_controller_top/SLICE_548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R11C12C.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to i2c_slave_top/i2cslave_controller_top/SLICE_549:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R11C12B.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (to clk_div2 +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/SLICE_8 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.156     R11C14A.Q0 to     R11C14A.M1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i (to clk_div2)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/prescale_920__i7  (from clk_div2 +)
   Destination:    FF         Data in        heart_beat/prescale_920__i7  (to clk_div2 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_33 to heart_beat/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_33 to heart_beat/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24A.CLK to     R10C24A.Q0 heart_beat/SLICE_33 (from clk_div2)
ROUTE         1     0.130     R10C24A.Q0 to     R10C24A.A0 heart_beat/n9
CTOF_DEL    ---     0.101     R10C24A.A0 to     R10C24A.F0 heart_beat/SLICE_33
ROUTE         1     0.000     R10C24A.F0 to    R10C24A.DI0 heart_beat/n78 (to clk_div2)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24A.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24A.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/prescale_920__i9  (from clk_div2 +)
   Destination:    FF         Data in        heart_beat/prescale_920__i9  (to clk_div2 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_32 to heart_beat/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_32 to heart_beat/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24B.CLK to     R10C24B.Q0 heart_beat/SLICE_32 (from clk_div2)
ROUTE         1     0.130     R10C24B.Q0 to     R10C24B.A0 heart_beat/n7_adj_1638
CTOF_DEL    ---     0.101     R10C24B.A0 to     R10C24B.F0 heart_beat/SLICE_32
ROUTE         1     0.000     R10C24B.F0 to    R10C24B.DI0 heart_beat/n76 (to clk_div2)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24B.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24B.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/prescale_920__i13  (from clk_div2 +)
   Destination:    FF         Data in        heart_beat/prescale_920__i13  (to clk_div2 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_30 to heart_beat/SLICE_30 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_30 to heart_beat/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24D.CLK to     R10C24D.Q0 heart_beat/SLICE_30 (from clk_div2)
ROUTE         1     0.130     R10C24D.Q0 to     R10C24D.A0 heart_beat/n3
CTOF_DEL    ---     0.101     R10C24D.A0 to     R10C24D.F0 heart_beat/SLICE_30
ROUTE         1     0.000     R10C24D.F0 to    R10C24D.DI0 heart_beat/n72 (to clk_div2)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24D.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24D.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/prescale_920__i11  (from clk_div2 +)
   Destination:    FF         Data in        heart_beat/prescale_920__i11  (to clk_div2 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_31 to heart_beat/SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_31 to heart_beat/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24C.CLK to     R10C24C.Q0 heart_beat/SLICE_31 (from clk_div2)
ROUTE         1     0.130     R10C24C.Q0 to     R10C24C.A0 heart_beat/n5
CTOF_DEL    ---     0.101     R10C24C.A0 to     R10C24C.F0 heart_beat/SLICE_31
ROUTE         1     0.000     R10C24C.F0 to    R10C24C.DI0 heart_beat/n74 (to clk_div2)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24C.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C24C.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/prescale_920__i5  (from clk_div2 +)
   Destination:    FF         Data in        heart_beat/prescale_920__i5  (to clk_div2 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_34 to heart_beat/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_34 to heart_beat/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C23D.CLK to     R10C23D.Q0 heart_beat/SLICE_34 (from clk_div2)
ROUTE         1     0.130     R10C23D.Q0 to     R10C23D.A0 heart_beat/n11
CTOF_DEL    ---     0.101     R10C23D.A0 to     R10C23D.F0 heart_beat/SLICE_34
ROUTE         1     0.000     R10C23D.F0 to    R10C23D.DI0 heart_beat/n80 (to clk_div2)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C23D.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clock_generator/SLICE_49 to heart_beat/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       200     1.084      R2C14A.Q0 to    R10C23D.CLK clk_div2
                  --------
                    1.084   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;
            575 items scored, 86 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/state_i1  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.636ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_178 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.726ns skew requirement (totaling 1.726ns) by 1.090ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.252      R11C3D.Q0 to      R12C5D.C1 reset_n
CTOF_DEL    ---     0.101      R12C5D.C1 to      R12C5D.F1 SLICE_607
ROUTE         4     0.150      R12C5D.F1 to     R12C5A.LSR n16408 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.636   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to     R12C5A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/byte_cnt_i1  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.636ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_601 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.726ns skew requirement (totaling 1.726ns) by 1.090ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_601:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.252      R11C3D.Q0 to      R12C5D.C1 reset_n
CTOF_DEL    ---     0.101      R12C5D.C1 to      R12C5D.F1 SLICE_607
ROUTE         4     0.150      R12C5D.F1 to     R12C7A.LSR n16408 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.636   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_601:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to     R12C7A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 1.090ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/state_i0  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.636ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.636ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_177 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.726ns skew requirement (totaling 1.726ns) by 1.090ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.252      R11C3D.Q0 to      R12C5D.C1 reset_n
CTOF_DEL    ---     0.101      R12C5D.C1 to      R12C5D.F1 SLICE_607
ROUTE         4     0.150      R12C5D.F1 to     R12C5B.LSR n16408 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.636   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to     R12C5B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.984ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/byte_cnt_i0  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.742ns  (31.5% logic, 68.5% route), 2 logic levels.

 Constraint Details:

      0.742ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_99 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.726ns skew requirement (totaling 1.726ns) by 0.984ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.252      R11C3D.Q0 to      R12C5D.C1 reset_n
CTOF_DEL    ---     0.101      R12C5D.C1 to      R12C5D.F1 SLICE_607
ROUTE         4     0.256      R12C5D.F1 to     R11C6B.LSR n16408 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.742   (31.5% logic, 68.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_99:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to     R11C6B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.856ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i3_3422_3423_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.531ns  (44.1% logic, 55.9% route), 2 logic levels.

 Constraint Details:

      0.531ns physical path delay i2c_slave_top/SLICE_8 to SLICE_606 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.387ns skew requirement (totaling 1.387ns) by 0.856ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.150     R11C14A.Q1 to     R11C12D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12D.C1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.147     R11C12D.F1 to    R10C12B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.531   (44.1% logic, 55.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to    R10C12B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.741ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_3434_3435_set  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.646ns  (36.2% logic, 63.8% route), 2 logic levels.

 Constraint Details:

      0.646ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_156 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.387ns skew requirement (totaling 1.387ns) by 0.741ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.150     R11C14A.Q1 to     R11C12B.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12B.C0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F0 to    R10C12C.LSR i2c_slave_top/addr_i_7__N_698 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.646   (36.2% logic, 63.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to    R10C12C.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.741ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i6_3434_3435_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.646ns  (36.2% logic, 63.8% route), 2 logic levels.

 Constraint Details:

      0.646ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_603 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.387ns skew requirement (totaling 1.387ns) by 0.741ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.150     R11C14A.Q1 to     R11C12B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12B.C1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12A.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.646   (36.2% logic, 63.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to    R10C12A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.691ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/addr_i_reg_i3_3422_3423_reset  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               1.035ns  (32.4% logic, 67.6% route), 3 logic levels.

 Constraint Details:

      1.035ns physical path delay SLICE_279 to SLICE_606 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.726ns skew requirement (totaling 1.726ns) by 0.691ns

 Physical Path Details:

      Data path SLICE_279 to SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.101     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.147     R11C12D.F1 to    R10C12B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    1.035   (32.4% logic, 67.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to    R10C12B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/state_i1  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.716ns  (32.7% logic, 67.3% route), 2 logic levels.

 Constraint Details:

      0.716ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_178 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.387ns skew requirement (totaling 1.387ns) by 0.671ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.332      R13C4B.Q0 to      R12C5D.B1 d_ff
CTOF_DEL    ---     0.101      R12C5D.B1 to      R12C5D.F1 SLICE_607
ROUTE         4     0.150      R12C5D.F1 to     R12C5A.LSR n16408 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.716   (32.7% logic, 67.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to     R12C5A.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


Error: The following path exceeds requirements by 0.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/state_i0  (to i2c_slave_top/registers/data_vld_dly +)

   Delay:               0.716ns  (32.7% logic, 67.3% route), 2 logic levels.

 Constraint Details:

      0.716ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_177 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 6.255ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.387ns skew requirement (totaling 1.387ns) by 0.671ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.332      R13C4B.Q0 to      R12C5D.B1 d_ff
CTOF_DEL    ---     0.101      R12C5D.B1 to      R12C5D.F1 SLICE_607
ROUTE         4     0.150      R12C5D.F1 to     R12C5B.LSR n16408 (to i2c_slave_top/registers/data_vld_dly)
                  --------
                    0.716   (32.7% logic, 67.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C3A.CLK clk_div2
REG_DEL     ---     0.154      R9C3A.CLK to       R9C3A.Q0 i2c_slave_top/SLICE_120
ROUTE        20     1.233       R9C3A.Q0 to     R12C5B.CLK i2c_slave_top/registers/data_vld_dly
                  --------
                    3.837   (20.6% logic, 79.4% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               0.725ns  (32.3% logic, 67.7% route), 2 logic levels.

 Constraint Details:

      0.725ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.946ns skew requirement (totaling 1.946ns) by 1.221ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.229     R11C14A.Q1 to     R11C11A.C0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C11A.C0 to     R11C11A.F0 SLICE_629
ROUTE         2     0.262     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    0.725   (32.3% logic, 67.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.351      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.177      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     0.460      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                    4.396   (29.5% logic, 70.5% route), 6 logic levels.


Error: The following path exceeds requirements by 1.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               1.150ns  (29.1% logic, 70.9% route), 3 logic levels.

 Constraint Details:

      1.150ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_143 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.285ns skew requirement (totaling 2.285ns) by 1.135ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C11A.D0 n16517
CTOF_DEL    ---     0.101     R11C11A.D0 to     R11C11A.F0 SLICE_629
ROUTE         2     0.262     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    1.150   (29.1% logic, 70.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.351      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.177      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     0.460      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                    4.396   (29.5% logic, 70.5% route), 6 logic levels.


Error: The following path exceeds requirements by 1.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               0.826ns  (28.3% logic, 71.7% route), 2 logic levels.

 Constraint Details:

      0.826ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.946ns skew requirement (totaling 1.946ns) by 1.120ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.330     R11C14A.Q0 to     R11C11A.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C11A.A0 to     R11C11A.F0 SLICE_629
ROUTE         2     0.262     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    0.826   (28.3% logic, 71.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.351      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.177      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     0.460      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                    4.396   (29.5% logic, 70.5% route), 6 logic levels.


Error: The following path exceeds requirements by 0.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               1.109ns  (30.2% logic, 69.8% route), 3 logic levels.

 Constraint Details:

      1.109ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_143 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.946ns skew requirement (totaling 1.946ns) by 0.837ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C11A.D0 n16517
CTOF_DEL    ---     0.101     R11C11A.D0 to     R11C11A.F0 SLICE_629
ROUTE         2     0.262     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    1.109   (30.2% logic, 69.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.351      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.177      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     0.460      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                    4.396   (29.5% logic, 70.5% route), 6 logic levels.


Error: The following path exceeds requirements by 0.825ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i2  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               0.830ns  (28.2% logic, 71.8% route), 2 logic levels.

 Constraint Details:

      0.830ns physical path delay i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_143 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -1.946ns skew requirement (totaling 1.655ns) by 0.825ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9B.CLK to       R9C9B.Q0 i2c_slave_top/SLICE_54 (from clk_div2)
ROUTE         3     0.334       R9C9B.Q0 to     R11C11A.B0 i2c_slave_top/addr_start_2
CTOF_DEL    ---     0.101     R11C11A.B0 to     R11C11A.F0 SLICE_629
ROUTE         2     0.262     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    0.830   (28.2% logic, 71.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C9B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.351      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.177      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     0.460      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                    4.396   (29.5% logic, 70.5% route), 6 logic levels.


Error: The following path exceeds requirements by 0.526ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3417  (to i2c_slave_top/addr_i_7__N_702 +)

   Delay:               1.035ns  (32.4% logic, 67.6% route), 3 logic levels.

 Constraint Details:

      1.035ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_143 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.561ns skew requirement (totaling 1.561ns) by 0.526ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C11A.D0 n16517
CTOF_DEL    ---     0.101     R11C11A.D0 to     R11C11A.F0 SLICE_629
ROUTE         2     0.262     R11C11A.F0 to    R10C11B.LSR i2c_slave_top/addr_i_7__N_730 (to i2c_slave_top/addr_i_7__N_702)
                  --------
                    1.035   (32.4% logic, 67.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.351      R11C4D.F1 to      R11C4D.A0 n16517
CTOF_DEL    ---     0.177      R11C4D.A0 to      R11C4D.F0 SLICE_420
ROUTE         2     0.460      R11C4D.F0 to    R10C11B.CLK i2c_slave_top/addr_i_7__N_702
                  --------
                    4.396   (29.5% logic, 70.5% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.544ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               0.982ns  (23.8% logic, 76.2% route), 2 logic levels.

 Constraint Details:

      0.982ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.526ns skew requirement (totaling 2.526ns) by 1.544ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.218     R11C14A.Q1 to     R11C15D.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C15D.A1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.530     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    0.982   (23.8% logic, 76.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.177     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.624     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                    4.976   (26.1% logic, 73.9% route), 6 logic levels.


Error: The following path exceeds requirements by 1.409ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               1.117ns  (20.9% logic, 79.1% route), 2 logic levels.

 Constraint Details:

      1.117ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.526ns skew requirement (totaling 2.526ns) by 1.409ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.353     R11C14A.Q0 to     R11C15D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C15D.B1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.530     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    1.117   (20.9% logic, 79.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.177     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.624     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                    4.976   (26.1% logic, 73.9% route), 6 logic levels.


Error: The following path exceeds requirements by 1.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               1.643ns  (20.4% logic, 79.6% route), 3 logic levels.

 Constraint Details:

      1.643ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.865ns skew requirement (totaling 2.865ns) by 1.222ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.522      R11C4D.F1 to     R11C15D.D1 n16517
CTOF_DEL    ---     0.101     R11C15D.D1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.530     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    1.643   (20.4% logic, 79.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.177     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.624     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                    4.976   (26.1% logic, 73.9% route), 6 logic levels.


Error: The following path exceeds requirements by 1.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i1  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               1.125ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.125ns physical path delay i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -2.526ns skew requirement (totaling 2.235ns) by 1.110ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9A.CLK to       R9C9A.Q1 i2c_slave_top/SLICE_53 (from clk_div2)
ROUTE         3     0.361       R9C9A.Q1 to     R11C15D.C1 i2c_slave_top/addr_start_1
CTOF_DEL    ---     0.101     R11C15D.C1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.530     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    1.125   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C9A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.177     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.624     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                    4.976   (26.1% logic, 73.9% route), 6 logic levels.


Error: The following path exceeds requirements by 0.924ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               1.602ns  (20.9% logic, 79.1% route), 3 logic levels.

 Constraint Details:

      1.602ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_140 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.526ns skew requirement (totaling 2.526ns) by 0.924ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.522      R11C4D.F1 to     R11C15D.D1 n16517
CTOF_DEL    ---     0.101     R11C15D.D1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.530     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    1.602   (20.9% logic, 79.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.177     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.624     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                    4.976   (26.1% logic, 73.9% route), 6 logic levels.


Error: The following path exceeds requirements by 0.613ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3413  (to i2c_slave_top/addr_i_7__N_703 +)

   Delay:               1.528ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      1.528ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_140 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.141ns skew requirement (totaling 2.141ns) by 0.613ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.522      R11C4D.F1 to     R11C15D.D1 n16517
CTOF_DEL    ---     0.101     R11C15D.D1 to     R11C15D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.530     R11C15D.F1 to     R10C5B.LSR i2c_slave_top/addr_i_7__N_733 (to i2c_slave_top/addr_i_7__N_703)
                  --------
                    1.528   (21.9% logic, 78.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15D.D0 n16517
CTOF_DEL    ---     0.177     R11C15D.D0 to     R11C15D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545
ROUTE         2     0.624     R11C15D.F0 to     R10C5B.CLK i2c_slave_top/addr_i_7__N_703
                  --------
                    4.976   (26.1% logic, 73.9% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.405ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               0.773ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      0.773ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.178ns skew requirement (totaling 2.178ns) by 1.405ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.150     R11C14A.Q1 to     R11C12D.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12D.C1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.389     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    0.773   (30.3% logic, 69.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.177     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.606     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                    4.628   (28.0% logic, 72.0% route), 6 logic levels.


Error: The following path exceeds requirements by 1.240ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               1.277ns  (26.2% logic, 73.8% route), 3 logic levels.

 Constraint Details:

      1.277ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_146 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.517ns skew requirement (totaling 2.517ns) by 1.240ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.101     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.389     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    1.277   (26.2% logic, 73.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.177     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.606     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                    4.628   (28.0% logic, 72.0% route), 6 logic levels.


Error: The following path exceeds requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               0.985ns  (23.8% logic, 76.2% route), 2 logic levels.

 Constraint Details:

      0.985ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.178ns skew requirement (totaling 2.178ns) by 1.193ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.362     R11C14A.Q0 to     R11C12D.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C12D.B1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.389     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    0.985   (23.8% logic, 76.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.177     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.606     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                    4.628   (28.0% logic, 72.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               1.236ns  (27.1% logic, 72.9% route), 3 logic levels.

 Constraint Details:

      1.236ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_146 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.178ns skew requirement (totaling 2.178ns) by 0.942ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.101     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.389     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    1.236   (27.1% logic, 72.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.177     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.606     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                    4.628   (28.0% logic, 72.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.796ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i3  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               1.091ns  (21.4% logic, 78.6% route), 2 logic levels.

 Constraint Details:

      1.091ns physical path delay i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_146 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -2.178ns skew requirement (totaling 1.887ns) by 0.796ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_54 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9B.CLK to       R9C9B.Q1 i2c_slave_top/SLICE_54 (from clk_div2)
ROUTE         3     0.468       R9C9B.Q1 to     R11C12D.A1 i2c_slave_top/addr_start_3
CTOF_DEL    ---     0.101     R11C12D.A1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.389     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    1.091   (21.4% logic, 78.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C9B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.177     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.606     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                    4.628   (28.0% logic, 72.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3421  (to i2c_slave_top/addr_i_7__N_701 +)

   Delay:               1.162ns  (28.8% logic, 71.2% route), 3 logic levels.

 Constraint Details:

      1.162ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_146 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.793ns skew requirement (totaling 1.793ns) by 0.631ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12D.D1 n16517
CTOF_DEL    ---     0.101     R11C12D.D1 to     R11C12D.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.389     R11C12D.F1 to    R10C17B.LSR i2c_slave_top/addr_i_7__N_727 (to i2c_slave_top/addr_i_7__N_701)
                  --------
                    1.162   (28.8% logic, 71.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12D.D0 n16517
CTOF_DEL    ---     0.177     R11C12D.D0 to     R11C12D.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546
ROUTE         2     0.606     R11C12D.F0 to    R10C17B.CLK i2c_slave_top/addr_i_7__N_701
                  --------
                    4.628   (28.0% logic, 72.0% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               1.463ns  (22.9% logic, 77.1% route), 3 logic levels.

 Constraint Details:

      1.463ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.366ns skew requirement (totaling 2.366ns) by 0.903ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12A.D1 n16517
CTOF_DEL    ---     0.101     R11C12A.D1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.575     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    1.463   (22.9% logic, 77.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.177     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.455     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                    4.477   (29.0% logic, 71.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.896ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               1.131ns  (20.7% logic, 79.3% route), 2 logic levels.

 Constraint Details:

      1.131ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.027ns skew requirement (totaling 2.027ns) by 0.896ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.322     R11C14A.Q1 to     R11C12A.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12A.B1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.575     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    1.131   (20.7% logic, 79.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.177     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.455     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                    4.477   (29.0% logic, 71.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               1.159ns  (20.2% logic, 79.8% route), 2 logic levels.

 Constraint Details:

      1.159ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.027ns skew requirement (totaling 2.027ns) by 0.868ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.350     R11C14A.Q0 to     R11C12A.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C12A.A1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.575     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    1.159   (20.2% logic, 79.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.177     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.455     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                    4.477   (29.0% logic, 71.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.701ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i4  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               1.035ns  (22.6% logic, 77.4% route), 2 logic levels.

 Constraint Details:

      1.035ns physical path delay i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -2.027ns skew requirement (totaling 1.736ns) by 0.701ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q0 i2c_slave_top/SLICE_55 (from clk_div2)
ROUTE         3     0.226      R9C11C.Q0 to     R11C12A.C1 i2c_slave_top/addr_start_4
CTOF_DEL    ---     0.101     R11C12A.C1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.575     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    1.035   (22.6% logic, 77.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R9C11C.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.177     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.455     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                    4.477   (29.0% logic, 71.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.605ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               1.422ns  (23.6% logic, 76.4% route), 3 logic levels.

 Constraint Details:

      1.422ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_149 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.027ns skew requirement (totaling 2.027ns) by 0.605ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12A.D1 n16517
CTOF_DEL    ---     0.101     R11C12A.D1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.575     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    1.422   (23.6% logic, 76.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.177     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.455     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                    4.477   (29.0% logic, 71.0% route), 6 logic levels.


Error: The following path exceeds requirements by 0.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3425  (to i2c_slave_top/addr_i_7__N_700 +)

   Delay:               1.348ns  (24.9% logic, 75.1% route), 3 logic levels.

 Constraint Details:

      1.348ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_149 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.642ns skew requirement (totaling 1.642ns) by 0.294ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12A.D1 n16517
CTOF_DEL    ---     0.101     R11C12A.D1 to     R11C12A.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.575     R11C12A.F1 to     R13C9C.LSR i2c_slave_top/addr_i_7__N_724 (to i2c_slave_top/addr_i_7__N_700)
                  --------
                    1.348   (24.9% logic, 75.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_149:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12A.D0 n16517
CTOF_DEL    ---     0.177     R11C12A.D0 to     R11C12A.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547
ROUTE         2     0.455     R11C12A.F0 to     R13C9C.CLK i2c_slave_top/addr_i_7__N_700
                  --------
                    4.477   (29.0% logic, 71.0% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               1.367ns  (24.5% logic, 75.5% route), 3 logic levels.

 Constraint Details:

      1.367ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.430ns skew requirement (totaling 2.430ns) by 1.063ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12C.D1 n16517
CTOF_DEL    ---     0.101     R11C12C.D1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.479     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    1.367   (24.5% logic, 75.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.177     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.519     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                    4.541   (28.6% logic, 71.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.056ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               1.035ns  (22.6% logic, 77.4% route), 2 logic levels.

 Constraint Details:

      1.035ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.091ns skew requirement (totaling 2.091ns) by 1.056ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.322     R11C14A.Q1 to     R11C12C.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12C.B1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.479     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    1.035   (22.6% logic, 77.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.177     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.519     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                    4.541   (28.6% logic, 71.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.028ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               1.063ns  (22.0% logic, 78.0% route), 2 logic levels.

 Constraint Details:

      1.063ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.091ns skew requirement (totaling 2.091ns) by 1.028ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.350     R11C14A.Q0 to     R11C12C.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C12C.A1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.479     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    1.063   (22.0% logic, 78.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.177     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.519     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                    4.541   (28.6% logic, 71.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.861ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i5  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               0.939ns  (24.9% logic, 75.1% route), 2 logic levels.

 Constraint Details:

      0.939ns physical path delay i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -2.091ns skew requirement (totaling 1.800ns) by 0.861ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_55 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11C.CLK to      R9C11C.Q1 i2c_slave_top/SLICE_55 (from clk_div2)
ROUTE         3     0.226      R9C11C.Q1 to     R11C12C.C1 i2c_slave_top/addr_start_5
CTOF_DEL    ---     0.101     R11C12C.C1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.479     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    0.939   (24.9% logic, 75.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R9C11C.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.177     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.519     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                    4.541   (28.6% logic, 71.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               1.326ns  (25.3% logic, 74.7% route), 3 logic levels.

 Constraint Details:

      1.326ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_152 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.091ns skew requirement (totaling 2.091ns) by 0.765ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12C.D1 n16517
CTOF_DEL    ---     0.101     R11C12C.D1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.479     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    1.326   (25.3% logic, 74.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.177     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.519     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                    4.541   (28.6% logic, 71.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.454ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3429  (to i2c_slave_top/addr_i_7__N_699 +)

   Delay:               1.252ns  (26.8% logic, 73.2% route), 3 logic levels.

 Constraint Details:

      1.252ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_152 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.706ns skew requirement (totaling 1.706ns) by 0.454ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12C.D1 n16517
CTOF_DEL    ---     0.101     R11C12C.D1 to     R11C12C.F1 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.479     R11C12C.F1 to     R12C6A.LSR i2c_slave_top/addr_i_7__N_721 (to i2c_slave_top/addr_i_7__N_699)
                  --------
                    1.252   (26.8% logic, 73.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_152:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12C.D0 n16517
CTOF_DEL    ---     0.177     R11C12C.D0 to     R11C12C.F0 i2c_slave_top/i2cslave_controller_top/SLICE_548
ROUTE         2     0.519     R11C12C.F0 to     R12C6A.CLK i2c_slave_top/addr_i_7__N_699
                  --------
                    4.541   (28.6% logic, 71.4% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.287ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               0.646ns  (36.2% logic, 63.8% route), 2 logic levels.

 Constraint Details:

      0.646ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.933ns skew requirement (totaling 1.933ns) by 1.287ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.150     R11C14A.Q1 to     R11C12B.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C12B.C1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    0.646   (36.2% logic, 63.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.177     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.361     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                    4.383   (29.6% logic, 70.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               1.150ns  (29.1% logic, 70.9% route), 3 logic levels.

 Constraint Details:

      1.150ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.272ns skew requirement (totaling 2.272ns) by 1.122ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12B.D1 n16517
CTOF_DEL    ---     0.101     R11C12B.D1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    1.150   (29.1% logic, 70.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.177     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.361     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                    4.383   (29.6% logic, 70.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.075ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               0.858ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      0.858ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.933ns skew requirement (totaling 1.933ns) by 1.075ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.362     R11C14A.Q0 to     R11C12B.B1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C12B.B1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    0.858   (27.3% logic, 72.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.177     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.361     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                    4.383   (29.6% logic, 70.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.847ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i6  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               0.795ns  (29.4% logic, 70.6% route), 2 logic levels.

 Constraint Details:

      0.795ns physical path delay i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -1.933ns skew requirement (totaling 1.642ns) by 0.847ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C9B.CLK to      R11C9B.Q0 i2c_slave_top/SLICE_56 (from clk_div2)
ROUTE         3     0.299      R11C9B.Q0 to     R11C12B.A1 i2c_slave_top/addr_start_6
CTOF_DEL    ---     0.101     R11C12B.A1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    0.795   (29.4% logic, 70.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C9B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.177     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.361     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                    4.383   (29.6% logic, 70.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.824ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               1.109ns  (30.2% logic, 69.8% route), 3 logic levels.

 Constraint Details:

      1.109ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_155 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.933ns skew requirement (totaling 1.933ns) by 0.824ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12B.D1 n16517
CTOF_DEL    ---     0.101     R11C12B.D1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    1.109   (30.2% logic, 69.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.177     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.361     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                    4.383   (29.6% logic, 70.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.513ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3433  (to i2c_slave_top/addr_i_7__N_698 +)

   Delay:               1.035ns  (32.4% logic, 67.6% route), 3 logic levels.

 Constraint Details:

      1.035ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_155 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.548ns skew requirement (totaling 1.548ns) by 0.513ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.297      R11C4D.F1 to     R11C12B.D1 n16517
CTOF_DEL    ---     0.101     R11C12B.D1 to     R11C12B.F1 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.262     R11C12B.F1 to    R10C12D.LSR i2c_slave_top/addr_i_7__N_718 (to i2c_slave_top/addr_i_7__N_698)
                  --------
                    1.035   (32.4% logic, 67.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.437      R11C4D.F1 to     R11C12B.D0 n16517
CTOF_DEL    ---     0.177     R11C12B.D0 to     R11C12B.F0 i2c_slave_top/i2cslave_controller_top/SLICE_549
ROUTE         2     0.361     R11C12B.F0 to    R10C12D.CLK i2c_slave_top/addr_i_7__N_698
                  --------
                    4.383   (29.6% logic, 70.4% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.480ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               0.721ns  (32.5% logic, 67.5% route), 2 logic levels.

 Constraint Details:

      0.721ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.201ns skew requirement (totaling 2.201ns) by 1.480ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.145     R11C14A.Q1 to     R11C13A.C1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C13A.C1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.342     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    0.721   (32.5% logic, 67.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.598      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.177     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.468     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                    4.651   (27.9% logic, 72.1% route), 6 logic levels.


Error: The following path exceeds requirements by 1.284ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               0.917ns  (25.5% logic, 74.5% route), 2 logic levels.

 Constraint Details:

      0.917ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.201ns skew requirement (totaling 2.201ns) by 1.284ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.341     R11C14A.Q0 to     R11C13A.A1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C13A.A1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.342     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    0.917   (25.5% logic, 74.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.598      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.177     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.468     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                    4.651   (27.9% logic, 72.1% route), 6 logic levels.


Error: The following path exceeds requirements by 1.199ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               1.341ns  (25.0% logic, 75.0% route), 3 logic levels.

 Constraint Details:

      1.341ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.540ns skew requirement (totaling 2.540ns) by 1.199ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.408      R11C4D.F1 to     R11C13A.D1 n16517
CTOF_DEL    ---     0.101     R11C13A.D1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.342     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    1.341   (25.0% logic, 75.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.598      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.177     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.468     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                    4.651   (27.9% logic, 72.1% route), 6 logic levels.


Error: The following path exceeds requirements by 0.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i7  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               0.993ns  (23.6% logic, 76.4% route), 2 logic levels.

 Constraint Details:

      0.993ns physical path delay i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -2.201ns skew requirement (totaling 1.910ns) by 0.917ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_56 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C9B.CLK to      R11C9B.Q1 i2c_slave_top/SLICE_56 (from clk_div2)
ROUTE         3     0.417      R11C9B.Q1 to     R11C13A.B1 i2c_slave_top/addr_start_7
CTOF_DEL    ---     0.101     R11C13A.B1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.342     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    0.993   (23.6% logic, 76.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C9B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.598      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.177     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.468     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                    4.651   (27.9% logic, 72.1% route), 6 logic levels.


Error: The following path exceeds requirements by 0.901ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               1.300ns  (25.8% logic, 74.2% route), 3 logic levels.

 Constraint Details:

      1.300ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_158 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.201ns skew requirement (totaling 2.201ns) by 0.901ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.408      R11C4D.F1 to     R11C13A.D1 n16517
CTOF_DEL    ---     0.101     R11C13A.D1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.342     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    1.300   (25.8% logic, 74.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.598      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.177     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.468     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                    4.651   (27.9% logic, 72.1% route), 6 logic levels.


Error: The following path exceeds requirements by 0.590ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3437  (to i2c_slave_top/addr_i_7__N_695 +)

   Delay:               1.226ns  (27.3% logic, 72.7% route), 3 logic levels.

 Constraint Details:

      1.226ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_158 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.816ns skew requirement (totaling 1.816ns) by 0.590ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.408      R11C4D.F1 to     R11C13A.D1 n16517
CTOF_DEL    ---     0.101     R11C13A.D1 to     R11C13A.F1 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.342     R11C13A.F1 to    R12C12C.LSR i2c_slave_top/addr_i_7__N_705 (to i2c_slave_top/addr_i_7__N_695)
                  --------
                    1.226   (27.3% logic, 72.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_158:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.598      R11C4D.F1 to     R11C13A.D0 n16517
CTOF_DEL    ---     0.177     R11C13A.D0 to     R11C13A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE         2     0.468     R11C13A.F0 to    R12C12C.CLK i2c_slave_top/addr_i_7__N_695
                  --------
                    4.651   (27.9% logic, 72.1% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;
            6 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.495ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i_751  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               0.929ns  (25.2% logic, 74.8% route), 2 logic levels.

 Constraint Details:

      0.929ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.424ns skew requirement (totaling 2.424ns) by 1.495ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q1 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        17     0.218     R11C14A.Q1 to     R11C15B.A0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect3_i
CTOF_DEL    ---     0.101     R11C15B.A0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.477     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    0.929   (25.2% logic, 74.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.177     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.522     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                    4.874   (26.6% logic, 73.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i_750  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               1.064ns  (22.0% logic, 78.0% route), 2 logic levels.

 Constraint Details:

      1.064ns physical path delay i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.424ns skew requirement (totaling 2.424ns) by 1.360ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_8 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14A.CLK to     R11C14A.Q0 i2c_slave_top/SLICE_8 (from clk_div2)
ROUTE        18     0.353     R11C14A.Q0 to     R11C15B.B0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect2_i
CTOF_DEL    ---     0.101     R11C15B.B0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.477     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    1.064   (22.0% logic, 78.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C14A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.177     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.522     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                    4.874   (26.6% logic, 73.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               1.590ns  (21.1% logic, 78.9% route), 3 logic levels.

 Constraint Details:

      1.590ns physical path delay SLICE_279 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.763ns skew requirement (totaling 2.763ns) by 1.173ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.522      R11C4D.F1 to     R11C15B.D0 n16517
CTOF_DEL    ---     0.101     R11C15B.D0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.477     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    1.590   (21.1% logic, 78.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.177     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.522     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                    4.874   (26.6% logic, 73.4% route), 6 logic levels.


Error: The following path exceeds requirements by 1.142ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/registers/addr_start_i0  (from clk_div2 -)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               0.991ns  (23.6% logic, 76.4% route), 2 logic levels.

 Constraint Details:

      0.991ns physical path delay i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.291ns delay constraint less
     -2.424ns skew requirement (totaling 2.133ns) by 1.142ns

 Physical Path Details:

      Data path i2c_slave_top/SLICE_53 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R9C9A.CLK to       R9C9A.Q0 i2c_slave_top/SLICE_53 (from clk_div2)
ROUTE         3     0.280       R9C9A.Q0 to     R11C15B.C0 i2c_slave_top/addr_start_0
CTOF_DEL    ---     0.101     R11C15B.C0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.477     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    0.991   (23.6% logic, 76.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to      R9C9A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.177     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.522     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                    4.874   (26.6% logic, 73.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.875ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               1.549ns  (21.6% logic, 78.4% route), 3 logic levels.

 Constraint Details:

      1.549ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_137 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.424ns skew requirement (totaling 2.424ns) by 0.875ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.522      R11C4D.F1 to     R11C15B.D0 n16517
CTOF_DEL    ---     0.101     R11C15B.D0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.477     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    1.549   (21.6% logic, 78.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.177     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.522     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                    4.874   (26.6% logic, 73.4% route), 6 logic levels.


Error: The following path exceeds requirements by 0.564ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)
   Destination:    FF         Data in        i2c_slave_top/registers/i3409  (to i2c_slave_top/addr_i_7__N_704 +)

   Delay:               1.475ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      1.475ns physical path delay SLICE_285 to i2c_slave_top/registers/SLICE_137 exceeds
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -2.039ns skew requirement (totaling 2.039ns) by 0.564ns

 Physical Path Details:

      Data path SLICE_285 to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3C.CLK to      R11C3C.Q0 SLICE_285 (from i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
ROUTE         9     0.141      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.101      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.522      R11C4D.F1 to     R11C15B.D0 n16517
CTOF_DEL    ---     0.101     R11C15B.D0 to     R11C15B.F0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.477     R11C15B.F0 to     R10C7B.LSR i2c_slave_top/addr_i_7__N_736 (to i2c_slave_top/addr_i_7__N_704)
                  --------
                    1.475   (22.7% logic, 77.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/registers/SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
REG_DEL     ---     0.154     R11C3C.CLK to      R11C3C.Q0 SLICE_285
ROUTE         9     0.242      R11C3C.Q0 to      R11C4D.D1 stop_detect_i
CTOF_DEL    ---     0.177      R11C4D.D1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.767      R11C4D.F1 to     R11C15B.D1 n16517
CTOF_DEL    ---     0.177     R11C15B.D1 to     R11C15B.F1 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551
ROUTE         2     0.522     R11C15B.F1 to     R10C7B.CLK i2c_slave_top/addr_i_7__N_704
                  --------
                    4.874   (26.6% logic, 73.4% route), 6 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               0.986ns  (23.7% logic, 76.3% route), 2 logic levels.

 Constraint Details:

      0.986ns physical path delay SLICE_279 to SLICE_285 meets
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.724ns skew requirement (totaling 0.724ns) by 0.262ns

 Physical Path Details:

      Data path SLICE_279 to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.355      R11C3D.Q0 to     R11C11A.A1 reset_n
CTOF_DEL    ---     0.101     R11C11A.A1 to     R11C11A.F1 SLICE_629
ROUTE         2     0.397     R11C11A.F1 to     R11C3C.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    0.986   (23.7% logic, 76.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.


Passed: The following path meets requirements by 0.326ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               1.091ns  (21.4% logic, 78.6% route), 2 logic levels.

 Constraint Details:

      1.091ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/SLICE_206 meets
      (delay constraint based on source clock period of 2.501ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.103ns delay constraint less
     -0.868ns skew requirement (totaling 0.765ns) by 0.326ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.355      R11C3D.Q0 to     R11C11A.A1 reset_n
CTOF_DEL    ---     0.101     R11C11A.A1 to     R11C11A.F1 SLICE_629
ROUTE         2     0.502     R11C11A.F1 to     R11C2A.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.091   (21.4% logic, 78.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.375      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.979   (26.5% logic, 73.5% route), 3 logic levels.


Passed: The following path meets requirements by 1.264ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               1.630ns  (14.4% logic, 85.6% route), 2 logic levels.

 Constraint Details:

      1.630ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_550 to SLICE_285 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.385ns skew requirement (totaling 0.366ns) by 1.264ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_550 to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550 (from clk_div2)
ROUTE        21     1.134     R11C13A.Q0 to      R11C2A.C0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.101      R11C2A.C0 to      R11C2A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_206
ROUTE         2     0.262      R11C2A.F0 to      R11C3C.M0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.630   (14.4% logic, 85.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_550:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.


Passed: The following path meets requirements by 1.297ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n_16  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               1.370ns  (17.1% logic, 82.9% route), 2 logic levels.

 Constraint Details:

      1.370ns physical path delay i2c_slave_top/i2cslave_controller_top/SLICE_550 to i2c_slave_top/i2cslave_controller_top/SLICE_206 meets
      (delay constraint based on source clock period of 11.874ns and destination clock period of 3.266ns)
     -0.013ns DIN_HLD and
     -0.443ns delay constraint less
     -0.529ns skew requirement (totaling 0.073ns) by 1.297ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/SLICE_550 to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550 (from clk_div2)
ROUTE        21     1.134     R11C13A.Q0 to      R11C2A.C0 i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
CTOF_DEL    ---     0.101      R11C2A.C0 to      R11C2A.F0 i2c_slave_top/i2cslave_controller_top/SLICE_206
ROUTE         2     0.002      R11C2A.F0 to     R11C2A.DI0 i2c_slave_top/i2cslave_controller_top/out_n__inv (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.370   (17.1% logic, 82.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_550:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.375      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.979   (26.5% logic, 73.5% route), 3 logic levels.


Passed: The following path meets requirements by 2.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/stop_detect_i_752  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg +)

   Delay:               1.127ns  (20.8% logic, 79.2% route), 2 logic levels.

 Constraint Details:

      1.127ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to SLICE_285 meets
      (delay constraint based on source clock period of 8.386ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
      1.110ns skew requirement (totaling -1.110ns) by 2.237ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C4A.CLK to      R11C4A.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.496      R11C4A.Q0 to     R11C11A.D1 reset_bus_i
CTOF_DEL    ---     0.101     R11C11A.D1 to     R11C11A.F1 SLICE_629
ROUTE         2     0.397     R11C11A.F1 to     R11C3C.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.127   (20.8% logic, 79.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C4A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.

      Destination Clock Path clk_50mhz to SLICE_285:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.231      R11C3A.Q0 to     R11C3C.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.835   (27.9% logic, 72.1% route), 3 logic levels.


Passed: The following path meets requirements by 2.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/start_detect_i_747  (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg -)

   Delay:               1.232ns  (19.0% logic, 81.0% route), 2 logic levels.

 Constraint Details:

      1.232ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to i2c_slave_top/i2cslave_controller_top/SLICE_206 meets
      (delay constraint based on source clock period of 8.386ns and destination clock period of 3.266ns)
      0.000ns LSRREC_HLD and
     -0.221ns delay constraint less
      0.966ns skew requirement (totaling -1.187ns) by 2.419ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C4A.CLK to      R11C4A.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 (from i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
ROUTE         4     0.496      R11C4A.Q0 to     R11C11A.D1 reset_bus_i
CTOF_DEL    ---     0.101     R11C11A.D1 to     R11C11A.F1 SLICE_629
ROUTE         2     0.502     R11C11A.F1 to     R11C2A.LSR start_detect_i_N_352 (to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg)
                  --------
                    1.232   (19.0% logic, 81.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C4A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/SLICE_206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R11C3A.CLK clk_div2
REG_DEL     ---     0.154     R11C3A.CLK to      R11C3A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_92
ROUTE        28     0.375      R11C3A.Q0 to     R11C2A.CLK i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg
                  --------
                    2.979   (26.5% logic, 73.5% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;
            852 items scored, 76 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.639ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.639ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.195ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.149      R11C4D.F1 to     R11C4A.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.639   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C4A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i1  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.639ns  (36.6% logic, 63.4% route), 2 logic levels.

 Constraint Details:

      0.639ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_50 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.195ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.149      R11C4D.F1 to     R11C4C.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.639   (36.6% logic, 63.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C4C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i2  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i1

   Delay:               0.644ns  (36.3% logic, 63.7% route), 2 logic levels.

 Constraint Details:

      0.644ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_74 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.190ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.154      R11C4D.F1 to     R12C4D.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.644   (36.3% logic, 63.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R12C4D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i0  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.644ns  (36.3% logic, 63.7% route), 2 logic levels.

 Constraint Details:

      0.644ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_73 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.190ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.154      R11C4D.F1 to     R12C4C.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.644   (36.3% logic, 63.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R12C4C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i4  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.648ns  (36.1% logic, 63.9% route), 2 logic levels.

 Constraint Details:

      0.648ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_66 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.186ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.158      R11C4D.F1 to     R11C2B.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.648   (36.1% logic, 63.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C2B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i0  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)
                   FF                        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/next_state_i_FSM_i5

   Delay:               0.648ns  (36.1% logic, 63.9% route), 2 logic levels.

 Constraint Details:

      0.648ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSR_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.186ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.158      R11C4D.F1 to     R11C2C.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.648   (36.1% logic, 63.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_76:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C2C.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.080ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_wr_data_i_756  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.754ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      0.754ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_93 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.080ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.264      R11C4D.F1 to     R10C2B.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.754   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R10C2B.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.080ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/count_i_i0_i3  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.754ns  (31.0% logic, 69.0% route), 2 logic levels.

 Constraint Details:

      0.754ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_75 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.834ns skew requirement (totaling 1.834ns) by 1.080ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.256      R11C3D.Q0 to      R11C4D.C1 reset_n
CTOF_DEL    ---     0.101      R11C4D.C1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.264      R11C4D.F1 to     R12C2A.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.754   (31.0% logic, 69.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R12C2A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 1.048ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/out_n_23  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/not_write_ack_i_772  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n -)

   Delay:               0.393ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.393ns physical path delay SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_86 exceeds
      (delay constraint based on source clock period of 2.501ns and destination clock period of 8.386ns)
     -0.028ns CE_HLD and
     -0.365ns delay constraint less
     -1.834ns skew requirement (totaling 1.441ns) by 1.048ns

 Physical Path Details:

      Data path SLICE_279 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R11C3D.CLK to      R11C3D.Q0 SLICE_279 (from reset_generator/clk_d2)
ROUTE         6     0.260      R11C3D.Q0 to      R12C3D.CE reset_n (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.393   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.826        1.PADDI to      R7C5C.CLK clk_50mhz_c
REG_DEL     ---     0.154      R7C5C.CLK to       R7C5C.Q0 SLICE_276
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    2.111   (30.1% logic, 69.9% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R12C3D.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


Error: The following path exceeds requirements by 0.897ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/d_ff_753  (from clk_div2 +)
   Destination:    FF         Data in        i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/reset_bus_i_758  (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n +)

   Delay:               0.598ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      0.598ns physical path delay i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275 exceeds
      (delay constraint based on source clock period of 11.874ns and destination clock period of 8.386ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.495ns skew requirement (totaling 1.495ns) by 0.897ns

 Physical Path Details:

      Data path i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C4B.CLK to      R13C4B.Q0 i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608 (from clk_div2)
ROUTE         2     0.215      R13C4B.Q0 to      R11C4D.A1 d_ff
CTOF_DEL    ---     0.101      R11C4D.A1 to      R11C4D.F1 SLICE_420
ROUTE        25     0.149      R11C4D.F1 to     R11C4A.LSR n16517 (to i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n)
                  --------
                    0.598   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to     R13C4B.CLK clk_div2
                  --------
                    2.450   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path clk_50mhz to i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482          1.PAD to        1.PADDI clk_50mhz
ROUTE         2     0.730        1.PADDI to     R2C14A.CLK clk_50mhz_c
REG_DEL     ---     0.154     R2C14A.CLK to      R2C14A.Q0 clock_generator/SLICE_49
ROUTE       200     1.084      R2C14A.Q0 to    R11C13A.CLK clk_div2
REG_DEL     ---     0.154    R11C13A.CLK to     R11C13A.Q0 i2c_slave_top/i2cslave_controller_top/SLICE_550
ROUTE        21     1.341     R11C13A.Q0 to     R11C4A.CLK i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n
                  --------
                    3.945   (20.0% logic, 80.0% route), 3 logic levels.


================================================================================
Preference: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;
            5 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d3_22  (to reset_generator/clk_d2 +)

   Delay:               0.401ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:

      0.401ns physical path delay SLICE_277 to SLICE_278 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -0.302ns skew requirement (totaling 0.283ns) by 0.118ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17B.CLK to     R11C17B.Q1 SLICE_277 (from reset_generator/clk_d2)
ROUTE         2     0.268     R11C17B.Q1 to     R11C18D.M0 reset_generator/in_d2 (to reset_generator/clk_d2)
                  --------
                    0.401   (33.2% logic, 66.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.954       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.256       R7C5C.Q0 to    R11C18D.CLK reset_generator/clk_d2
                  --------
                    1.256   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d1_20  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/in_d2_21  (to reset_generator/clk_d2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_277 to SLICE_277 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17B.CLK to     R11C17B.Q0 SLICE_277 (from reset_generator/clk_d2)
ROUTE         1     0.152     R11C17B.Q0 to     R11C17B.M1 reset_generator/in_d1 (to reset_generator/clk_d2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.954       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.954       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.409ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               0.783ns  (17.0% logic, 83.0% route), 1 logic levels.

 Constraint Details:

      0.783ns physical path delay SLICE_278 to SLICE_279 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.607ns skew requirement (totaling -0.626ns) by 1.409ns

 Physical Path Details:

      Data path SLICE_278 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q0 SLICE_278 (from reset_generator/clk_d2)
ROUTE         2     0.650     R11C18D.Q0 to      R11C3D.M0 reset_generator/in_d3 (to reset_generator/clk_d2)
                  --------
                    0.783   (17.0% logic, 83.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.256       R7C5C.Q0 to    R11C18D.CLK reset_generator/clk_d2
                  --------
                    1.256   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    0.649   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d2_21  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               1.088ns  (21.5% logic, 78.5% route), 2 logic levels.

 Constraint Details:

      1.088ns physical path delay SLICE_277 to SLICE_279 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.305ns skew requirement (totaling -0.329ns) by 1.417ns

 Physical Path Details:

      Data path SLICE_277 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C17B.CLK to     R11C17B.Q1 SLICE_277 (from reset_generator/clk_d2)
ROUTE         2     0.135     R11C17B.Q1 to     R11C17B.D0 reset_generator/in_d2
CTOF_DEL    ---     0.101     R11C17B.D0 to     R11C17B.F0 SLICE_277
ROUTE         1     0.719     R11C17B.F0 to      R11C3D.CE reset_generator/reset_n_N_12 (to reset_generator/clk_d2)
                  --------
                    1.088   (21.5% logic, 78.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.954       R7C5C.Q0 to    R11C17B.CLK reset_generator/clk_d2
                  --------
                    0.954   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    0.649   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.797ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              reset_generator/in_d3_22  (from reset_generator/clk_d2 +)
   Destination:    FF         Data in        reset_generator/out_n_23  (to reset_generator/clk_d2 +)

   Delay:               1.166ns  (20.1% logic, 79.9% route), 2 logic levels.

 Constraint Details:

      1.166ns physical path delay SLICE_278 to SLICE_279 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.607ns skew requirement (totaling -0.631ns) by 1.797ns

 Physical Path Details:

      Data path SLICE_278 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C18D.CLK to     R11C18D.Q0 SLICE_278 (from reset_generator/clk_d2)
ROUTE         2     0.213     R11C18D.Q0 to     R11C17B.A0 reset_generator/in_d3
CTOF_DEL    ---     0.101     R11C17B.A0 to     R11C17B.F0 SLICE_277
ROUTE         1     0.719     R11C17B.F0 to      R11C3D.CE reset_generator/reset_n_N_12 (to reset_generator/clk_d2)
                  --------
                    1.166   (20.1% logic, 79.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_276 to SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     1.256       R7C5C.Q0 to    R11C18D.CLK reset_generator/clk_d2
                  --------
                    1.256   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_276 to SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         4     0.649       R7C5C.Q0 to     R11C3D.CLK reset_generator/clk_d2
                  --------
                    0.649   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;
            36 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i5  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i5  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_39 to heart_beat/SLICE_39 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_39 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11D.CLK to      R3C11D.Q0 heart_beat/SLICE_39 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11D.Q0 to      R3C11D.A0 heart_beat/n3_adj_1642
CTOF_DEL    ---     0.101      R3C11D.A0 to      R3C11D.F0 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F0 to     R3C11D.DI0 heart_beat/n40 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i1  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11B.CLK to      R3C11B.Q0 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11B.Q0 to      R3C11B.A0 heart_beat/n7
CTOF_DEL    ---     0.101      R3C11B.A0 to      R3C11B.F0 heart_beat/SLICE_27
ROUTE         1     0.000      R3C11B.F0 to     R3C11B.DI0 heart_beat/n44 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i0  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i0  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_28 to heart_beat/SLICE_28 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_28 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11A.CLK to      R3C11A.Q1 heart_beat/SLICE_28 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11A.Q1 to      R3C11A.A1 heart_beat/n8
CTOF_DEL    ---     0.101      R3C11A.A1 to      R3C11A.F1 heart_beat/SLICE_28
ROUTE         1     0.000      R3C11A.F1 to     R3C11A.DI1 heart_beat/n45 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11A.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11A.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i4  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i4  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_40 to heart_beat/SLICE_40 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_40 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11C.CLK to      R3C11C.Q1 heart_beat/SLICE_40 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11C.Q1 to      R3C11C.A1 heart_beat/n4_adj_1641
CTOF_DEL    ---     0.101      R3C11C.A1 to      R3C11C.F1 heart_beat/SLICE_40
ROUTE         1     0.000      R3C11C.F1 to     R3C11C.DI1 heart_beat/n41 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11C.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11C.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i3  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i3  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_40 to heart_beat/SLICE_40 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_40 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11C.CLK to      R3C11C.Q0 heart_beat/SLICE_40 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11C.Q0 to      R3C11C.A0 heart_beat/n5_adj_1640
CTOF_DEL    ---     0.101      R3C11C.A0 to      R3C11C.F0 heart_beat/SLICE_40
ROUTE         1     0.000      R3C11C.F0 to     R3C11C.DI0 heart_beat/n42 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11C.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11C.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i2  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i2  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11B.CLK to      R3C11B.Q1 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11B.Q1 to      R3C11B.A1 heart_beat/n6
CTOF_DEL    ---     0.101      R3C11B.A1 to      R3C11B.F1 heart_beat/SLICE_27
ROUTE         1     0.000      R3C11B.F1 to     R3C11B.DI1 heart_beat/n43 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i6  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i6  (to heart_beat/prescale[15] +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay heart_beat/SLICE_39 to heart_beat/SLICE_39 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path heart_beat/SLICE_39 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11D.CLK to      R3C11D.Q1 heart_beat/SLICE_39 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11D.Q1 to      R3C11D.A1 heart_beat/n2_adj_1643
CTOF_DEL    ---     0.101      R3C11D.A1 to      R3C11D.F1 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F1 to     R3C11D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i7  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i7  (to heart_beat/prescale[15] +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay heart_beat/SLICE_38 to heart_beat/SLICE_38 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path heart_beat/SLICE_38 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C12A.CLK to      R3C12A.Q0 heart_beat/SLICE_38 (from heart_beat/prescale[15])
ROUTE         2     0.132      R3C12A.Q0 to      R3C12A.A0 heartbeat_n_c_7
CTOF_DEL    ---     0.101      R3C12A.A0 to      R3C12A.F0 heart_beat/SLICE_38
ROUTE         1     0.000      R3C12A.F0 to     R3C12A.DI0 heart_beat/n38 (to heart_beat/prescale[15])
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C12A.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C12A.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i1  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i2  (to heart_beat/prescale[15] +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay heart_beat/SLICE_27 to heart_beat/SLICE_27 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path heart_beat/SLICE_27 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11B.CLK to      R3C11B.Q0 heart_beat/SLICE_27 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11B.Q0 to      R3C11B.A0 heart_beat/n7
CTOF1_DEL   ---     0.225      R3C11B.A0 to      R3C11B.F1 heart_beat/SLICE_27
ROUTE         1     0.000      R3C11B.F1 to     R3C11B.DI1 heart_beat/n43 (to heart_beat/prescale[15])
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11B.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              heart_beat/count_919_985__i5  (from heart_beat/prescale[15] +)
   Destination:    FF         Data in        heart_beat/count_919_985__i6  (to heart_beat/prescale[15] +)

   Delay:               0.488ns  (73.4% logic, 26.6% route), 2 logic levels.

 Constraint Details:

      0.488ns physical path delay heart_beat/SLICE_39 to heart_beat/SLICE_39 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.501ns

 Physical Path Details:

      Data path heart_beat/SLICE_39 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R3C11D.CLK to      R3C11D.Q0 heart_beat/SLICE_39 (from heart_beat/prescale[15])
ROUTE         1     0.130      R3C11D.Q0 to      R3C11D.A0 heart_beat/n3_adj_1642
CTOF1_DEL   ---     0.225      R3C11D.A0 to      R3C11D.F1 heart_beat/SLICE_39
ROUTE         1     0.000      R3C11D.F1 to     R3C11D.DI1 heart_beat/n39 (to heart_beat/prescale[15])
                  --------
                    0.488   (73.4% logic, 26.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path heart_beat/SLICE_29 to heart_beat/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.963     R10C25A.Q0 to     R3C11D.CLK heart_beat/prescale[15]
                  --------
                    0.963   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_50mhz_c" 399.840000  |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk_div2" 84.218000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/registers/data_vld_dly"  |             |             |
159.872000 MHz ;                        |     0.000 ns|    -1.090 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_702"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.221 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_703"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.544 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_701"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.405 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_700"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -0.903 ns|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_699"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.063 ns|   3 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_698"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.287 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_695"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.480 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/addr_i_7__N_704"         |             |             |
306.185000 MHz ;                        |     0.000 ns|    -1.495 ns|   2 *
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/i|             |             |
2cslave_controller_u1/sda_reg"          |             |             |
306.185000 MHz ;                        |     0.000 ns|     0.262 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"i2c_slave_top/i2cslave_controller_top/f|             |             |
ilter_scl_inst/out_n" 119.246000 MHz ;  |     0.000 ns|    -1.195 ns|   2 *
                                        |             |             |
FREQUENCY NET "reset_generator/clk_d2"  |             |             |
399.840000 MHz ;                        |     0.000 ns|     0.118 ns|   1  
                                        |             |             |
FREQUENCY NET "heart_beat/prescale[15]" |             |             |
240.442000 MHz ;                        |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


10 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n16517                                  |      25|      82|     39.05%
                                        |        |        |
reset_n                                 |       6|      42|     20.00%
                                        |        |        |
stop_detect_i                           |       9|      34|     16.19%
                                        |        |        |
d_ff                                    |       2|      33|     15.71%
                                        |        |        |
i2c_slave_top/i2cslave_controller_top/i2|        |        |
cslave_controller_u1/start_detect3_i    |      17|      28|     13.33%
                                        |        |        |
i2c_slave_top/i2cslave_controller_top/i2|        |        |
cslave_controller_u1/start_detect2_i    |      18|      28|     13.33%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 15 clocks:

Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0   Loads: 4
   Covered under: FREQUENCY NET "reset_generator/clk_d2" 399.840000 MHz ;

Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_120.Q0   Loads: 20
   Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 9

   Clock Domain: i2c_slave_top/addr_i_7__N_704   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551.F1
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_703   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_702   Source: SLICE_420.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_701   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_700   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_699   Source: i2c_slave_top/i2cslave_controller_top/SLICE_548.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_698   Source: i2c_slave_top/i2cslave_controller_top/SLICE_549.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_695   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.F0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/registers/data_vld_dly" 159.872000 MHz ;   Transfers: 13

Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0   Loads: 28
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg" 306.185000 MHz ;   Transfers: 2

Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0   Loads: 21
   Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;   Transfers: 2

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n" 119.246000 MHz ;   Transfers: 11

Clock Domain: i2c_slave_top/addr_i_7__N_704   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551.F1   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_704" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_703   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_703" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_702   Source: SLICE_420.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_702" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_701   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_701" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_700   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_700" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_699   Source: i2c_slave_top/i2cslave_controller_top/SLICE_548.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_699" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_698   Source: i2c_slave_top/i2cslave_controller_top/SLICE_549.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_698" 306.185000 MHz ;   Transfers: 4

Clock Domain: i2c_slave_top/addr_i_7__N_695   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: reset_generator/clk_d2   Source: SLICE_276.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;   Transfers: 1

   Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0
      Covered under: FREQUENCY NET "i2c_slave_top/addr_i_7__N_695" 306.185000 MHz ;   Transfers: 4

Clock Domain: heart_beat/prescale[15]   Source: heart_beat/SLICE_29.Q0   Loads: 6
   Covered under: FREQUENCY NET "heart_beat/prescale[15]" 240.442000 MHz ;

Clock Domain: clk_div2   Source: clock_generator/SLICE_49.Q0   Loads: 200
   Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;

   Data transfers from:
   Clock Domain: i2c_slave_top/registers/data_vld_dly   Source: i2c_slave_top/SLICE_120.Q0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 18

   Clock Domain: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/sda_reg   Source: i2c_slave_top/i2cslave_controller_top/SLICE_92.Q0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 2

   Clock Domain: i2c_slave_top/i2cslave_controller_top/filter_scl_inst/out_n   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.Q0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 28

   Clock Domain: i2c_slave_top/addr_i_7__N_704   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_551.F1
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_703   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_545.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_702   Source: SLICE_420.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_701   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_546.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_700   Source: i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1/SLICE_547.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_699   Source: i2c_slave_top/i2cslave_controller_top/SLICE_548.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_698   Source: i2c_slave_top/i2cslave_controller_top/SLICE_549.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

   Clock Domain: i2c_slave_top/addr_i_7__N_695   Source: i2c_slave_top/i2cslave_controller_top/SLICE_550.F0
      Covered under: FREQUENCY NET "clk_div2" 84.218000 MHz ;   Transfers: 1

Clock Domain: clk_50mhz_c   Source: clk_50mhz.PAD   Loads: 2
   Covered under: FREQUENCY NET "clk_50mhz_c" 399.840000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 210  Score: 116260
Cumulative negative slack: 116260

Constraints cover 15029 paths, 62 nets, and 4068 connections (98.95% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4889 (setup), 210 (hold)
Score: 1695174155 (setup), 116260 (hold)
Cumulative negative slack: 1695159698 (1695043438+116260)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

