{"note":"This file is an internal implementation detail to speed up HTML report generation. Its format can change at any time. You might be looking for the JSON report: https://coverage.rtfd.io/cmd.html#cmd-json","format":5,"version":"7.12.0","globals":"f8e00e42994a89c99fb3cd6d57f21e65","files":{"z_4d3173c4f8a9037b_Association_py":{"hash":"83811c795fb3a26ac181e3e095f49dc3","index":{"url":"z_4d3173c4f8a9037b_Association_py.html","file":"pyVHDLModel/Association.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":32,"n_excluded":0,"n_missing":10,"n_branches":4,"n_partial_branches":0,"n_missing_branches":4}}},"z_4d3173c4f8a9037b_Base_py":{"hash":"2d43100f6f470583643dcf5b4538f9e7","index":{"url":"z_4d3173c4f8a9037b_Base_py.html","file":"pyVHDLModel/Base.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":178,"n_excluded":0,"n_missing":34,"n_branches":10,"n_partial_branches":0,"n_missing_branches":10}}},"z_4d3173c4f8a9037b_Common_py":{"hash":"2504255412db56404a8629b00533e333","index":{"url":"z_4d3173c4f8a9037b_Common_py.html","file":"pyVHDLModel/Common.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":52,"n_excluded":0,"n_missing":16,"n_branches":4,"n_partial_branches":0,"n_missing_branches":4}}},"z_4d3173c4f8a9037b_Concurrent_py":{"hash":"e1e573931546aac5a9c7e6f8818bb255","index":{"url":"z_4d3173c4f8a9037b_Concurrent_py.html","file":"pyVHDLModel/Concurrent.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":363,"n_excluded":2,"n_missing":152,"n_branches":66,"n_partial_branches":6,"n_missing_branches":52}}},"z_4d3173c4f8a9037b_Declaration_py":{"hash":"32b703507fadb30e857078677cf443b1","index":{"url":"z_4d3173c4f8a9037b_Declaration_py.html","file":"pyVHDLModel/Declaration.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":80,"n_excluded":0,"n_missing":24,"n_branches":2,"n_partial_branches":0,"n_missing_branches":2}}},"z_4d3173c4f8a9037b_DesignUnit_py":{"hash":"a0b9f0377f50e833cb7f3d591405ad9c","index":{"url":"z_4d3173c4f8a9037b_DesignUnit_py.html","file":"pyVHDLModel/DesignUnit.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":362,"n_excluded":0,"n_missing":90,"n_branches":54,"n_partial_branches":5,"n_missing_branches":33}}},"z_4d3173c4f8a9037b_Exception_py":{"hash":"761f096dcb52be361887ab0fbafc5a8f","index":{"url":"z_4d3173c4f8a9037b_Exception_py.html","file":"pyVHDLModel/Exception.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":147,"n_excluded":0,"n_missing":42,"n_branches":0,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Expression_py":{"hash":"d9cbf194af09001b917522c0dd19bb2c","index":{"url":"z_4d3173c4f8a9037b_Expression_py.html","file":"pyVHDLModel/Expression.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":507,"n_excluded":0,"n_missing":106,"n_branches":12,"n_partial_branches":0,"n_missing_branches":12}}},"z_4d3173c4f8a9037b_IEEE_py":{"hash":"fd1681129af41d6f67e995f25302b166","index":{"url":"z_4d3173c4f8a9037b_IEEE_py.html","file":"pyVHDLModel/IEEE.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":210,"n_excluded":0,"n_missing":4,"n_branches":10,"n_partial_branches":3,"n_missing_branches":3}}},"z_4d3173c4f8a9037b_Instantiation_py":{"hash":"09fb67cde1326444773ac659b0025fda","index":{"url":"z_4d3173c4f8a9037b_Instantiation_py.html","file":"pyVHDLModel/Instantiation.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":43,"n_excluded":0,"n_missing":10,"n_branches":0,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Interface_py":{"hash":"39ab065eb4058f4d537cb2cb0ec832d1","index":{"url":"z_4d3173c4f8a9037b_Interface_py.html","file":"pyVHDLModel/Interface.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":92,"n_excluded":0,"n_missing":32,"n_branches":0,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Name_py":{"hash":"d1483426009c3082f2a5419a5ae6bc0c","index":{"url":"z_4d3173c4f8a9037b_Name_py.html","file":"pyVHDLModel/Name.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":92,"n_excluded":0,"n_missing":16,"n_branches":6,"n_partial_branches":0,"n_missing_branches":4}}},"z_4d3173c4f8a9037b_Namespace_py":{"hash":"4fa72de753106f99b07ab9ccb4d8214a","index":{"url":"z_4d3173c4f8a9037b_Namespace_py.html","file":"pyVHDLModel/Namespace.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":84,"n_excluded":0,"n_missing":47,"n_branches":30,"n_partial_branches":3,"n_missing_branches":25}}},"z_4d3173c4f8a9037b_Object_py":{"hash":"c87dc946b9a283ad9abd76d0b20fc3d9","index":{"url":"z_4d3173c4f8a9037b_Object_py.html","file":"pyVHDLModel/Object.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":64,"n_excluded":0,"n_missing":9,"n_branches":2,"n_partial_branches":1,"n_missing_branches":1}}},"z_4d3173c4f8a9037b_PSLModel_py":{"hash":"937b3ae22c7caa2143f4742d7ca592a4","index":{"url":"z_4d3173c4f8a9037b_PSLModel_py.html","file":"pyVHDLModel/PSLModel.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":26,"n_excluded":0,"n_missing":5,"n_branches":0,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Predefined_py":{"hash":"1b8f6a9a1b86d1b27ecb90cd0840948d","index":{"url":"z_4d3173c4f8a9037b_Predefined_py.html","file":"pyVHDLModel/Predefined.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":48,"n_excluded":0,"n_missing":1,"n_branches":8,"n_partial_branches":1,"n_missing_branches":1}}},"z_4d3173c4f8a9037b_Regions_py":{"hash":"d6f2def1adee812bc59fb0e0b7d73084","index":{"url":"z_4d3173c4f8a9037b_Regions_py.html","file":"pyVHDLModel/Regions.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":102,"n_excluded":0,"n_missing":39,"n_branches":34,"n_partial_branches":2,"n_missing_branches":28}}},"z_4d3173c4f8a9037b_STD_py":{"hash":"cf5e09baf91e6019a322bfb7df2b3e24","index":{"url":"z_4d3173c4f8a9037b_STD_py.html","file":"pyVHDLModel/STD.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":88,"n_excluded":0,"n_missing":0,"n_branches":0,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Sequential_py":{"hash":"67f256d93c295c3d4c0fd4941b1c8424","index":{"url":"z_4d3173c4f8a9037b_Sequential_py.html","file":"pyVHDLModel/Sequential.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":270,"n_excluded":0,"n_missing":112,"n_branches":32,"n_partial_branches":0,"n_missing_branches":32}}},"z_4d3173c4f8a9037b_Subprogram_py":{"hash":"977ffba92a8aa37ae2d287e4228750ca","index":{"url":"z_4d3173c4f8a9037b_Subprogram_py.html","file":"pyVHDLModel/Subprogram.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":68,"n_excluded":0,"n_missing":23,"n_branches":0,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Symbol_py":{"hash":"2f3dd811bdef9a115a24433572febdfc","index":{"url":"z_4d3173c4f8a9037b_Symbol_py.html","file":"pyVHDLModel/Symbol.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":245,"n_excluded":0,"n_missing":21,"n_branches":4,"n_partial_branches":0,"n_missing_branches":0}}},"z_4d3173c4f8a9037b_Type_py":{"hash":"42c2750316a5950d2e54a057219c9904","index":{"url":"z_4d3173c4f8a9037b_Type_py.html","file":"pyVHDLModel/Type.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":216,"n_excluded":0,"n_missing":41,"n_branches":20,"n_partial_branches":3,"n_missing_branches":11}}},"z_4d3173c4f8a9037b___init___py":{"hash":"6fa7d9ae9d1b85ecdacca5fcd7013c97","index":{"url":"z_4d3173c4f8a9037b___init___py.html","file":"pyVHDLModel/__init__.py","description":"","nums":{"precision":0,"n_files":1,"n_statements":1118,"n_excluded":22,"n_missing":247,"n_branches":452,"n_partial_branches":56,"n_missing_branches":136}}}}}