<module name="EHCI" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="HCCAPBASE" acronym="HCCAPBASE" offset="0x0" width="32" description="Host controller capability register">
    <bitfield id="HCIVERSION" width="16" begin="31" end="16" resetval="0x0100" description="Interface version number. It contains a BCD encoding of the EHCI revision number supported by this host controller.[7:4] Major revision . [3:0] Minor revision ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAPLENGTH" width="8" begin="7" end="0" resetval="0x10" description="Capability register length" range="" rwaccess="R"/>
  </register>
  <register id="HCSPARAMS" acronym="HCSPARAMS" offset="0x4" width="32" description="Host controller structural parameters">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P_INDICATOR" width="1" begin="16" end="16" resetval="0" description="Port indicator support indicationThis bit indicates whether the ports support port indicator control. ." range="" rwaccess="R">
      <bitenum value="1" id="1" token="P_INDICATOR_1" description="The port status and control registers include a read/write field for controlling the state of the port indicator."/>
    </bitfield>
    <bitfield id="N_CC" width="4" begin="15" end="12" resetval="0x1" description="Number of companion controllersThis field indicates the number of companion controllers associated with this USB 2.0 host controller. . Others: There are companion USB 1.1 host controller(s). Port-ownership hand-off is supported. High-, full-, and low-speed devices are supported on the host controller root ports. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="N_CC_0" description="There are no companion host controllers. Port-ownership hand-off is not supported. Only high-speed devices are supported on the host controller root ports."/>
    </bitfield>
    <bitfield id="N_PCC" width="4" begin="11" end="8" resetval="0x3" description="Number of ports per companion controllerThis field indicates the number of ports supported per companion host controller. It is used to indicate the port routing configuration to system software. . For example, if N_PORTS has a value of 6 and N_CC has a value of 2, then N_PCC can have a value of 3. . The convention is that the first N_PCC ports are assumed to be routed to companion controller 1, the next N_PCC ports to companion controller 2, etc. . The number in this field must be consistent with N_PORTS and N_CC. ." range="" rwaccess="R"/>
    <bitfield id="PRR" width="1" begin="7" end="7" resetval="0" description="Port routing rulesThe first N_PCC ports are routed to the lowest-numbered function companion host controller, the next N_PCC ports are routed to the next lowest-function companion controller, and so on. ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PPC" width="1" begin="4" end="4" resetval="1" description="Port power controlThis field indicates whether the host controller implementation includes port power control. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="PPC_0" description="The ports do not have port power switches."/>
      <bitenum value="1" id="1" token="PPC_1" description="The ports have port power switches."/>
    </bitfield>
    <bitfield id="N_PORTS" width="4" begin="3" end="0" resetval="0x3" description="Number of downstream portsThis field specifies the number of physical downstream ports implemented on this host controller. ." range="" rwaccess="R"/>
  </register>
  <register id="HCCPARAMS" acronym="HCCPARAMS" offset="0x8" width="32" description="Host controller capability parameters">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LPM" width="1" begin="17" end="17" resetval="1" description="Link power management capability" range="" rwaccess="R">
      <bitenum value="0" id="0" token="LPM_0" description="Link power management not supported"/>
      <bitenum value="1" id="1" token="LPM_1" description="Link power management supported"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EECP" width="8" begin="15" end="8" resetval="0x00" description="EHCI extended capabilities pointerThis field indicates the existence of a capabilities list. . Others: The offset in PCI configuration space of the first EHCI extended capability. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="EECP_0" description="No extended capabilities are implemented."/>
    </bitfield>
    <bitfield id="IST" width="4" begin="7" end="4" resetval="0x1" description="Isochronous scheduling thresholdThis field indicates where software can reliably update the isochronous schedule in relation to the current position of the executing host controller. . The host controller can hold one microframe of isochronous data structures before flushing the state. ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ASPC" width="1" begin="2" end="2" resetval="1" description="Asynchronous schedule park capabilityThe feature can be disabled or enabled and set to a specific level by using the USBHOST.[11]ASPME bit and the USBHOST.[9:8] ASPMC bit field. ." range="" rwaccess="R">
      <bitenum value="1" id="1" token="ASPC_1" description="The host controller supports the park feature for high-speed queue heads in the asynchronous schedule."/>
    </bitfield>
    <bitfield id="PFLF" width="1" begin="1" end="1" resetval="1" description="Programmable frame list flag" range="" rwaccess="R">
      <bitenum value="0" id="0" token="PFLF_0" description="System software must use a frame list length of 1024 elements with this host controller."/>
      <bitenum value="1" id="1" token="PFLF_1" description="System software can specify and use a smaller frame list and configure the host controller through the USBHOST.[3:2] FLS bit field. The frame list must always be aligned on a 4-K page boundary."/>
    </bitfield>
    <bitfield id="BIT64AC" width="1" begin="0" end="0" resetval="0" description="64-bit addressing capabilityThis field documents the addressing range capability of this implementation. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="BIT64AC_0" description="Data structures using 32-bit address memory pointers"/>
      <bitenum value="1" id="1" token="BIT64AC_1" description="Data structures using 64-bit address memory pointers"/>
    </bitfield>
  </register>
  <register id="USBCMD" acronym="USBCMD" offset="0x10" width="32" description="USB command">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HIRD" width="4" begin="27" end="24" resetval="0x0" description="Host-initiated resume duration.If LPM is enabled, this field is RW; otherwise, it is R. . The minimum for K-state during resume from LPM: . Each increment adds 75 &#956;s. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="HIRD_0" description="50 &#956;s"/>
    </bitfield>
    <bitfield id="ITC" width="8" begin="23" end="16" resetval="0x08" description="Interrupt threshold controlThis field is used by the system software to select the maximum rate at which the host controller issues interrupts. The only valid values are defined below. If software writes an invalid value to this register, the results are undefined. . Others: Undefined ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ITC_0" description="Reserved"/>
      <bitenum value="1" id="1" token="ITC_1" description="1 microframe"/>
      <bitenum value="2" id="2" token="ITC_2" description="2 microframes"/>
      <bitenum value="4" id="4" token="ITC_4" description="4 microframes"/>
      <bitenum value="8" id="8" token="ITC_8" description="8 microframes (default, equates to 1 ms)"/>
      <bitenum value="16" id="16" token="ITC_16" description="16 microframes (2 ms)"/>
      <bitenum value="32" id="32" token="ITC_32" description="32 microframes (4 ms)"/>
      <bitenum value="64" id="64" token="ITC_64" description="64 microframes (8 ms)"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ASPME" width="1" begin="11" end="11" resetval="1" description="Asynchronous schedule park mode enable" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ASPME_0" description="Park mode is disabled."/>
      <bitenum value="1" id="1" token="ASPME_1" description="Park mode is enabled."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ASPMC" width="2" begin="9" end="8" resetval="0x3" description="Asynchronous schedule park mode countIt contains a count of the number of successive transactions the host controller is allowed to execute from a high-speed queue head on the asynchronous schedule before continuing traversal of the asynchronous schedule. . Valid values are 0x1 to 0x3. Software must not write 0 to this bit when park mode enable is 1 because this may result in undefined behavior. ." range="" rwaccess="RW"/>
    <bitfield id="LHCR" width="1" begin="7" end="7" resetval="0" description="Light host controller resetIt allows the driver to reset the EHCI controller without affecting the state of the ports or the relationship to the companion host controllers. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="LHCR_0_r" description="Light host controller reset is complete and it is safe for host software to reinitialize the host controller."/>
      <bitenum value="1" id="1" token="LHCR_1_r" description="Light host controller reset is still ongoing."/>
    </bitfield>
    <bitfield id="IAAD" width="1" begin="6" end="6" resetval="0" description="Interrupt on async advance doorbellThis bit is used as a doorbell by software to tell the host controller to issue an interrupt the next time it advances asynchronous schedule. . Software must not write 1 to this bit when the asynchronous schedule is disabled. Doing so may yield undefined results. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="IAAD_1_w" description="Ring the doorbell."/>
    </bitfield>
    <bitfield id="ASE" width="1" begin="5" end="5" resetval="0" description="Asynchronous schedule enableThis bit controls whether the host controller skips processing the asynchronous schedule. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ASE_0" description="Do not process the asynchronous schedule"/>
      <bitenum value="1" id="1" token="ASE_1" description="Use the USBHOST. register to access the asynchronous schedule."/>
    </bitfield>
    <bitfield id="PSE" width="1" begin="4" end="4" resetval="0" description="Periodic schedule enableThis bit controls whether the host controller skips processing the periodic schedule. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PSE_0" description="Do not process the periodic schedule"/>
      <bitenum value="1" id="1" token="PSE_1" description="Use the USBHOST. register to access the periodic schedule."/>
    </bitfield>
    <bitfield id="FLS" width="2" begin="3" end="2" resetval="0" description="Frame list sizeThis field specifies the size of the frame list. The size of the frame list controls which bits in the frame index register should be used for the frame list current index. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FLS_0" description="1024 elements (4096 bytes)"/>
      <bitenum value="1" id="1" token="FLS_1" description="512 elements (2048 bytes)"/>
      <bitenum value="2" id="2" token="FLS_2" description="256 elements (1024 bytes), for resource-constrained environments"/>
      <bitenum value="3" id="3" token="FLS_3" description="Reserved"/>
    </bitfield>
    <bitfield id="HCR" width="1" begin="1" end="1" resetval="0" description="Host controller resetThis control bit is used by software to reset the host controller. Write . This bit is set to 0 by the host controller when the reset process is complete. ." range="" rwaccess="W">
      <bitenum value="1" id="1" token="HCR_1" description="Reset the host controller, the PCI configuration registers are not affected by this reset and all operational registers are set to their initial values."/>
    </bitfield>
    <bitfield id="RS" width="1" begin="0" end="0" resetval="0" description="Run/stop" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="RS_1" description="Run, the host controller proceeds with execution of the schedule. The host controller continues execution as long as this bit is set to 1."/>
      <bitenum value="0" id="0" token="RS_0" description="Stop, the host controller completes the current and any actively pipelined transactions on the USB and then halts."/>
    </bitfield>
  </register>
  <register id="USBSTS" acronym="USBSTS" offset="0x14" width="32" description="USB status">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ASS" width="1" begin="15" end="15" resetval="0" description="Asynchronous schedule statusThe bit reports the current real status of the asynchronous schedule. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="ASS_0" description="The status of the asynchronous schedule is disabled."/>
      <bitenum value="1" id="1" token="ASS_1" description="The status of the asynchronous schedule is enabled."/>
    </bitfield>
    <bitfield id="PSS" width="1" begin="14" end="14" resetval="0" description="Periodic schedule statusThe bit reports the current real status of the periodic schedule. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="PSS_0" description="The status of the periodic schedule is disabled."/>
      <bitenum value="1" id="1" token="PSS_1" description="The status of the periodic schedule is enabled."/>
    </bitfield>
    <bitfield id="REC" width="1" begin="13" end="13" resetval="0" description="ReclamationIt is used to detect an empty asynchronous schedule. ." range="" rwaccess="R"/>
    <bitfield id="HCH" width="1" begin="12" end="12" resetval="1" description="Host controller haltedThis bit is a 0 whenever the USBHOST.[0] RS bit is a 1. The host controller sets this bit to 1 after it has stopped executing as a result of the RS bit being set to 0, either by software or by the host controller hardware. ." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IAA" width="1" begin="5" end="5" resetval="0" description="Interrupt on async advanceSystem software can force the host controller to issue an interrupt the next time the host controller advances the asynchronous schedule by setting the USBHOST.[6] IAAD bit to 1. This status bit indicates the assertion of that interrupt source. ." range="" rwaccess="RW"/>
    <bitfield id="HSE" width="1" begin="4" end="4" resetval="0" description="Host system errorThe host controller sets this bit to 1 when a serious error occurs during a host system access involving the host controller module. ." range="" rwaccess="RW"/>
    <bitfield id="FLR" width="1" begin="3" end="3" resetval="0" description="Frame list rolloverThe host controller sets this bit to 1 when the USBHOST. rolls over from its maximum value to 0. The exact value at which the rollover occurs depends on the frame list size. ." range="" rwaccess="RW"/>
    <bitfield id="PCD" width="1" begin="2" end="2" resetval="0" description="Port change detectThe host controller sets this bit to 1 when any port for which the USBHOST.[13] PO bit is set to 0 has a change bit transition from 0 to 1 or a USBHOST.[6] FPR bit transition from 0 to 1. . This bit is also set as a result of the USBHOST.[1] CSC bit being set to 1 after system software has relinquished ownership of a connected port by setting the USBHOST.[13] PO bit to 1. ." range="" rwaccess="RW"/>
    <bitfield id="USBEI" width="1" begin="1" end="1" resetval="0" description="USB error interruptThe host controller sets this bit to 1 when completion of a USB transaction results in an error condition. ." range="" rwaccess="RW"/>
    <bitfield id="USBI" width="1" begin="0" end="0" resetval="0" description="USB interruptThe host controller sets this bit to 1 on completion of a USB transaction, which results in the retirement of a transfer descriptor that had its IOC bit set. . The host controller also sets this bit to 1 when a short packet is detected (actual number of bytes received was less than the expected number of bytes). ." range="" rwaccess="RW"/>
  </register>
  <register id="USBINTR" acronym="USBINTR" offset="0x18" width="32" description="USB interrupt enable">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IAAE" width="1" begin="5" end="5" resetval="0" description="Interrupt on async advance enable" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="IAAE_1" description="When the[5] IAA bit is 1, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the [5] IAA bit."/>
    </bitfield>
    <bitfield id="HSEE" width="1" begin="4" end="4" resetval="0" description="Host system error enable" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="HSEE_1" description="When the[4] HSE bit is 1, the host controller issues an interrupt. The interrupt is acknowledged by software clearing the [4] HSE bit."/>
    </bitfield>
    <bitfield id="FLRE" width="1" begin="3" end="3" resetval="0" description="Frame list rollover enable" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="FLRE_1" description="When the[3] FLR bit is 1, the host controller issues an interrupt. The interrupt is acknowledged by software clearing the [3] FLR bit."/>
    </bitfield>
    <bitfield id="PCIE" width="1" begin="2" end="2" resetval="0" description="Port change interrupt enable" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="PCIE_1" description="When the[2] PCD bit is 1, the host controller issues an interrupt. The interrupt is acknowledged by software clearing the [3] FLR bit."/>
    </bitfield>
    <bitfield id="USBEIE" width="1" begin="1" end="1" resetval="0" description="USB error interrupt enable" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="USBEIE_1" description="When the[1] USBEI bit is 1, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the [1] USBEI bit."/>
    </bitfield>
    <bitfield id="USBIE" width="1" begin="0" end="0" resetval="0" description="USB interrupt enable" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="USBIE_1" description="When the[0] USBI bit is 1, the host controller issues an interrupt at the next interrupt threshold. The interrupt is acknowledged by software clearing the [0] USBI bit."/>
    </bitfield>
  </register>
  <register id="FRINDEX" acronym="FRINDEX" offset="0x1C" width="32" description="USB frame index">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FI" width="14" begin="13" end="0" resetval="0x0000" description="Frame indexThe value in this register is incremented at the end of each time frame. ." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLDSSEGMENT" acronym="CTRLDSSEGMENT" offset="0x20" width="32" description="4G segment selector">
    <bitfield id="CDSS" width="32" begin="31" end="0" resetval="0x00000000" description="This 32-bit register corresponds to the most-significant address bits [63:32] for all EHCI data structures." range="" rwaccess="R"/>
  </register>
  <register id="PERIODICLISTBASE" acronym="PERIODICLISTBASE" offset="0x24" width="32" description="Frame list base address">
    <bitfield id="BAL" width="20" begin="31" end="12" resetval="0x00000" description="Base address (low)These bits correspond to memory address signals. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="11" end="0" resetval="0x000" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="ASYNCLISTADDR" acronym="ASYNCLISTADDR" offset="0x28" width="32" description="Next asynchronous list address">
    <bitfield id="LPL" width="27" begin="31" end="5" resetval="0x0000000" description="Link pointer lowIt contains the address of the next asynchronous queue head to be executed. ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="CONFIGFLAG" acronym="CONFIGFLAG" offset="0x50" width="32" description="Configured flag register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CF" width="1" begin="0" end="0" resetval="0" description="Configure flagThis bit controls the default port-routing control logic. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CF_0" description="Port routing control logic default-routes each port to an implementation-dependent classic host controller."/>
      <bitenum value="1" id="1" token="CF_1" description="Port routing control logic default-routes all ports to this host controller."/>
    </bitfield>
  </register>
  <register id="PORTSC_i_0" acronym="PORTSC_i_0" offset="0x54" width="32" description="Port status/control">
    <bitfield id="DEVICEADDRESS" width="7" begin="31" end="25" resetval="0x00" description="The USB device address for the device attached to and immediately downstream from the associated root port. R/W only if LPM is enabled; otherwise, R." range="" rwaccess="RW"/>
    <bitfield id="SUSPENDSTATUS" width="2" begin="24" end="23" resetval="0x0" description="Addition for LPM support.Indicates status of L1 suspend request: ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SUSPENDSTATUS_0" description="Success"/>
      <bitenum value="1" id="1" token="SUSPENDSTATUS_1" description="Not yet"/>
      <bitenum value="2" id="2" token="SUSPENDSTATUS_2" description="Not supported"/>
      <bitenum value="3" id="3" token="SUSPENDSTATUS_3" description="Time-out/error"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WDE" width="1" begin="21" end="21" resetval="0" description="Wake on disconnect enableThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="WDE_1_w" description="Enables the port to be sensitive to device disconnects as wake-up events."/>
    </bitfield>
    <bitfield id="WCE" width="1" begin="20" end="20" resetval="0" description="Wake on connect enableThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="WCE_1_w" description="Enables the port to be sensitive to device connects as wake-up events."/>
    </bitfield>
    <bitfield id="PTC" width="4" begin="19" end="16" resetval="0x0" description="Port test controlThe port is operating in specific test modes as indicated by the specific value. The encoding of the test mode bits are: . Others: Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PTC_0" description="Test mode not enabled"/>
      <bitenum value="1" id="1" token="PTC_1" description="Test J_STATE"/>
      <bitenum value="2" id="2" token="PTC_2" description="Test K_STATE"/>
      <bitenum value="3" id="3" token="PTC_3" description="Test SE0_NAK"/>
      <bitenum value="4" id="4" token="PTC_4" description="Test Packet"/>
      <bitenum value="5" id="5" token="PTC_5" description="Test FORCE_ENABLE"/>
    </bitfield>
    <bitfield id="PIC" width="2" begin="15" end="14" resetval="0x0" description="Port indicator control (not implemented)" range="" rwaccess="R"/>
    <bitfield id="PO" width="1" begin="13" end="13" resetval="1" description="Port ownerThis bit unconditionally goes to 0x0 when the USBHOST.[0] CF bit makes a transition from 0 to 1. This bit unconditionally goes to 0 whenever the USBHOST.[0] CF bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="PO_1" description="A companion host controller owns and controls the port."/>
    </bitfield>
    <bitfield id="PP" width="1" begin="12" end="12" resetval="0" description="Port powerThe function of this bit depends on the value of the USBHOST.[4] PPC bit. The behavior is as follows: . PPC PP Operation . 0x0 0x0 Forbidden . 0x0 0x1 Host controller does not have port power. control switches. Each port is hardwired to power. . 0x1 0x0 Host controller has port power control switches. Current switch state is off. . 0x1 0x1 Host controller has port power control switches. Current switch state is on. . When an overcurrent condition is detected on a powered port and the USBHOST.[4] PPC bit is a 1, the PP bit in each affected port may be transitioned by the host controller from 1 to 0. ." range="" rwaccess="RW"/>
    <bitfield id="LS" width="2" begin="11" end="10" resetval="0x0" description="Line statusThese bits reflect the current logical levels of the D+ (bit 11) and D&#8211; (bit 10) signal lines. This field is valid only when the port enable bit is 0 and the current connect status bit is set to 1. The encoding of the bits is: . Bits[11:10] USB State Interpretation . 0x0 SE0 Not low-speed device, perform EHCI reset. . 0x2 J-state Not low-speed device, perform EHCI reset. . 0x1 K-state Low-speed device, release ownership of port. . 0x3 Undefined Not low-speed device, perform EHCI reset. ." range="" rwaccess="R"/>
    <bitfield id="SUSPENDL1" width="1" begin="9" end="9" resetval="0" description="When this bit is set to 1, an LPM token is generated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDL1_0" description="Suspend using L2"/>
      <bitenum value="1" id="1" token="SUSPENDL1_1" description="Suspend using L1 (LPM)"/>
    </bitfield>
    <bitfield id="PR" width="1" begin="8" end="8" resetval="0" description="Port resetThis field is 0 if the PP bit is 0. . Write 0x1 when at 0x0: The bus reset sequence is started. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PR_0" description="Port is not in reset."/>
      <bitenum value="1" id="1" token="PR_1" description="Port is in reset."/>
      <bitenum value="0" id="0" token="PR_0_w" description="Terminate the bus reset sequence."/>
    </bitfield>
    <bitfield id="SUS" width="1" begin="7" end="7" resetval="0" description="SuspendThis field is 0 if the PP bit is 0. . 0x0 when PED = 0x1: Port enabled . 0x1 when PED = 0x1: Port in suspend state ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUS_0" description="Port disabled"/>
    </bitfield>
    <bitfield id="FPR" width="1" begin="6" end="6" resetval="0" description="Force port resumeThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FPR_0" description="No resume (K-state) detected/driven on port"/>
      <bitenum value="1" id="1" token="FPR_1" description="Resume detected/driven on port"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PEDC" width="1" begin="3" end="3" resetval="0" description="Port enabled/disabled changeThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PEDC_0_r" description="No change."/>
      <bitenum value="1" id="1" token="PEDC_1_r" description="Port enabled/disabled status has changed."/>
      <bitenum value="1" id="1" token="PEDC_1_w" description="Clears this bit to 0."/>
    </bitfield>
    <bitfield id="PED" width="1" begin="2" end="2" resetval="0" description="Port enabled/disabledSoftware cannot enable a port by setting this bit to 1. The host controller only sets this to 1 when the reset sequence determines that the attached device is a high-speed device. . Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. . This field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PED_0" description="Disable"/>
      <bitenum value="1" id="1" token="PED_1" description="Enable"/>
    </bitfield>
    <bitfield id="CSC" width="1" begin="1" end="1" resetval="0" description="Connect status changeIndicates a change has occurred in the port CCS bit. . This field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSC_0_r" description="No change"/>
      <bitenum value="1" id="1" token="CSC_1_r" description="Change in current connect status"/>
      <bitenum value="1" id="1" token="CSC_1_w" description="Clears this bit to 0"/>
    </bitfield>
    <bitfield id="CCS" width="1" begin="0" end="0" resetval="0" description="Current connect statusThis value reflects the current state of the port, and may not correspond directly to the event that caused the CSC bit to be set. . This field is 0 if the PP bit is 0. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CCS_0" description="No device is present."/>
      <bitenum value="1" id="1" token="CCS_1" description="Device is present on port."/>
    </bitfield>
  </register>
  <register id="PORTSC_i_1" acronym="PORTSC_i_1" offset="0x58" width="32" description="Port status/control">
    <bitfield id="DEVICEADDRESS" width="7" begin="31" end="25" resetval="0x00" description="The USB device address for the device attached to and immediately downstream from the associated root port. R/W only if LPM is enabled; otherwise, R." range="" rwaccess="RW"/>
    <bitfield id="SUSPENDSTATUS" width="2" begin="24" end="23" resetval="0x0" description="Addition for LPM support.Indicates status of L1 suspend request: ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SUSPENDSTATUS_0" description="Success"/>
      <bitenum value="1" id="1" token="SUSPENDSTATUS_1" description="Not yet"/>
      <bitenum value="2" id="2" token="SUSPENDSTATUS_2" description="Not supported"/>
      <bitenum value="3" id="3" token="SUSPENDSTATUS_3" description="Time-out/error"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WDE" width="1" begin="21" end="21" resetval="0" description="Wake on disconnect enableThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="WDE_1_w" description="Enables the port to be sensitive to device disconnects as wake-up events."/>
    </bitfield>
    <bitfield id="WCE" width="1" begin="20" end="20" resetval="0" description="Wake on connect enableThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="WCE_1_w" description="Enables the port to be sensitive to device connects as wake-up events."/>
    </bitfield>
    <bitfield id="PTC" width="4" begin="19" end="16" resetval="0x0" description="Port test controlThe port is operating in specific test modes as indicated by the specific value. The encoding of the test mode bits are: . Others: Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PTC_0" description="Test mode not enabled"/>
      <bitenum value="1" id="1" token="PTC_1" description="Test J_STATE"/>
      <bitenum value="2" id="2" token="PTC_2" description="Test K_STATE"/>
      <bitenum value="3" id="3" token="PTC_3" description="Test SE0_NAK"/>
      <bitenum value="4" id="4" token="PTC_4" description="Test Packet"/>
      <bitenum value="5" id="5" token="PTC_5" description="Test FORCE_ENABLE"/>
    </bitfield>
    <bitfield id="PIC" width="2" begin="15" end="14" resetval="0x0" description="Port indicator control (not implemented)" range="" rwaccess="R"/>
    <bitfield id="PO" width="1" begin="13" end="13" resetval="1" description="Port ownerThis bit unconditionally goes to 0x0 when the USBHOST.[0] CF bit makes a transition from 0 to 1. This bit unconditionally goes to 0 whenever the USBHOST.[0] CF bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="PO_1" description="A companion host controller owns and controls the port."/>
    </bitfield>
    <bitfield id="PP" width="1" begin="12" end="12" resetval="0" description="Port powerThe function of this bit depends on the value of the USBHOST.[4] PPC bit. The behavior is as follows: . PPC PP Operation . 0x0 0x0 Forbidden . 0x0 0x1 Host controller does not have port power. control switches. Each port is hardwired to power. . 0x1 0x0 Host controller has port power control switches. Current switch state is off. . 0x1 0x1 Host controller has port power control switches. Current switch state is on. . When an overcurrent condition is detected on a powered port and the USBHOST.[4] PPC bit is a 1, the PP bit in each affected port may be transitioned by the host controller from 1 to 0. ." range="" rwaccess="RW"/>
    <bitfield id="LS" width="2" begin="11" end="10" resetval="0x0" description="Line statusThese bits reflect the current logical levels of the D+ (bit 11) and D&#8211; (bit 10) signal lines. This field is valid only when the port enable bit is 0 and the current connect status bit is set to 1. The encoding of the bits is: . Bits[11:10] USB State Interpretation . 0x0 SE0 Not low-speed device, perform EHCI reset. . 0x2 J-state Not low-speed device, perform EHCI reset. . 0x1 K-state Low-speed device, release ownership of port. . 0x3 Undefined Not low-speed device, perform EHCI reset. ." range="" rwaccess="R"/>
    <bitfield id="SUSPENDL1" width="1" begin="9" end="9" resetval="0" description="When this bit is set to 1, an LPM token is generated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDL1_0" description="Suspend using L2"/>
      <bitenum value="1" id="1" token="SUSPENDL1_1" description="Suspend using L1 (LPM)"/>
    </bitfield>
    <bitfield id="PR" width="1" begin="8" end="8" resetval="0" description="Port resetThis field is 0 if the PP bit is 0. . Write 0x1 when at 0x0: The bus reset sequence is started. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PR_0" description="Port is not in reset."/>
      <bitenum value="1" id="1" token="PR_1" description="Port is in reset."/>
      <bitenum value="0" id="0" token="PR_0_w" description="Terminate the bus reset sequence."/>
    </bitfield>
    <bitfield id="SUS" width="1" begin="7" end="7" resetval="0" description="SuspendThis field is 0 if the PP bit is 0. . 0x0 when PED = 0x1: Port enabled . 0x1 when PED = 0x1: Port in suspend state ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUS_0" description="Port disabled"/>
    </bitfield>
    <bitfield id="FPR" width="1" begin="6" end="6" resetval="0" description="Force port resumeThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FPR_0" description="No resume (K-state) detected/driven on port"/>
      <bitenum value="1" id="1" token="FPR_1" description="Resume detected/driven on port"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PEDC" width="1" begin="3" end="3" resetval="0" description="Port enabled/disabled changeThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PEDC_0_r" description="No change."/>
      <bitenum value="1" id="1" token="PEDC_1_r" description="Port enabled/disabled status has changed."/>
      <bitenum value="1" id="1" token="PEDC_1_w" description="Clears this bit to 0."/>
    </bitfield>
    <bitfield id="PED" width="1" begin="2" end="2" resetval="0" description="Port enabled/disabledSoftware cannot enable a port by setting this bit to 1. The host controller only sets this to 1 when the reset sequence determines that the attached device is a high-speed device. . Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. . This field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PED_0" description="Disable"/>
      <bitenum value="1" id="1" token="PED_1" description="Enable"/>
    </bitfield>
    <bitfield id="CSC" width="1" begin="1" end="1" resetval="0" description="Connect status changeIndicates a change has occurred in the port CCS bit. . This field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSC_0_r" description="No change"/>
      <bitenum value="1" id="1" token="CSC_1_r" description="Change in current connect status"/>
      <bitenum value="1" id="1" token="CSC_1_w" description="Clears this bit to 0"/>
    </bitfield>
    <bitfield id="CCS" width="1" begin="0" end="0" resetval="0" description="Current connect statusThis value reflects the current state of the port, and may not correspond directly to the event that caused the CSC bit to be set. . This field is 0 if the PP bit is 0. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CCS_0" description="No device is present."/>
      <bitenum value="1" id="1" token="CCS_1" description="Device is present on port."/>
    </bitfield>
  </register>
  <register id="PORTSC_i_2" acronym="PORTSC_i_2" offset="0x5C" width="32" description="Port status/control">
    <bitfield id="DEVICEADDRESS" width="7" begin="31" end="25" resetval="0x00" description="The USB device address for the device attached to and immediately downstream from the associated root port. R/W only if LPM is enabled; otherwise, R." range="" rwaccess="RW"/>
    <bitfield id="SUSPENDSTATUS" width="2" begin="24" end="23" resetval="0x0" description="Addition for LPM support.Indicates status of L1 suspend request: ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="SUSPENDSTATUS_0" description="Success"/>
      <bitenum value="1" id="1" token="SUSPENDSTATUS_1" description="Not yet"/>
      <bitenum value="2" id="2" token="SUSPENDSTATUS_2" description="Not supported"/>
      <bitenum value="3" id="3" token="SUSPENDSTATUS_3" description="Time-out/error"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WDE" width="1" begin="21" end="21" resetval="0" description="Wake on disconnect enableThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="WDE_1_w" description="Enables the port to be sensitive to device disconnects as wake-up events."/>
    </bitfield>
    <bitfield id="WCE" width="1" begin="20" end="20" resetval="0" description="Wake on connect enableThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="WCE_1_w" description="Enables the port to be sensitive to device connects as wake-up events."/>
    </bitfield>
    <bitfield id="PTC" width="4" begin="19" end="16" resetval="0x0" description="Port test controlThe port is operating in specific test modes as indicated by the specific value. The encoding of the test mode bits are: . Others: Reserved ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PTC_0" description="Test mode not enabled"/>
      <bitenum value="1" id="1" token="PTC_1" description="Test J_STATE"/>
      <bitenum value="2" id="2" token="PTC_2" description="Test K_STATE"/>
      <bitenum value="3" id="3" token="PTC_3" description="Test SE0_NAK"/>
      <bitenum value="4" id="4" token="PTC_4" description="Test Packet"/>
      <bitenum value="5" id="5" token="PTC_5" description="Test FORCE_ENABLE"/>
    </bitfield>
    <bitfield id="PIC" width="2" begin="15" end="14" resetval="0x0" description="Port indicator control (not implemented)" range="" rwaccess="R"/>
    <bitfield id="PO" width="1" begin="13" end="13" resetval="1" description="Port ownerThis bit unconditionally goes to 0x0 when the USBHOST.[0] CF bit makes a transition from 0 to 1. This bit unconditionally goes to 0 whenever the USBHOST.[0] CF bit is 0. ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="PO_1" description="A companion host controller owns and controls the port."/>
    </bitfield>
    <bitfield id="PP" width="1" begin="12" end="12" resetval="0" description="Port powerThe function of this bit depends on the value of the USBHOST.[4] PPC bit. The behavior is as follows: . PPC PP Operation . 0x0 0x0 Forbidden . 0x0 0x1 Host controller does not have port power. control switches. Each port is hardwired to power. . 0x1 0x0 Host controller has port power control switches. Current switch state is off. . 0x1 0x1 Host controller has port power control switches. Current switch state is on. . When an overcurrent condition is detected on a powered port and the USBHOST.[4] PPC bit is a 1, the PP bit in each affected port may be transitioned by the host controller from 1 to 0. ." range="" rwaccess="RW"/>
    <bitfield id="LS" width="2" begin="11" end="10" resetval="0x0" description="Line statusThese bits reflect the current logical levels of the D+ (bit 11) and D&#8211; (bit 10) signal lines. This field is valid only when the port enable bit is 0 and the current connect status bit is set to 1. The encoding of the bits is: . Bits[11:10] USB State Interpretation . 0x0 SE0 Not low-speed device, perform EHCI reset. . 0x2 J-state Not low-speed device, perform EHCI reset. . 0x1 K-state Low-speed device, release ownership of port. . 0x3 Undefined Not low-speed device, perform EHCI reset. ." range="" rwaccess="R"/>
    <bitfield id="SUSPENDL1" width="1" begin="9" end="9" resetval="0" description="When this bit is set to 1, an LPM token is generated." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUSPENDL1_0" description="Suspend using L2"/>
      <bitenum value="1" id="1" token="SUSPENDL1_1" description="Suspend using L1 (LPM)"/>
    </bitfield>
    <bitfield id="PR" width="1" begin="8" end="8" resetval="0" description="Port resetThis field is 0 if the PP bit is 0. . Write 0x1 when at 0x0: The bus reset sequence is started. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PR_0" description="Port is not in reset."/>
      <bitenum value="1" id="1" token="PR_1" description="Port is in reset."/>
      <bitenum value="0" id="0" token="PR_0_w" description="Terminate the bus reset sequence."/>
    </bitfield>
    <bitfield id="SUS" width="1" begin="7" end="7" resetval="0" description="SuspendThis field is 0 if the PP bit is 0. . 0x0 when PED = 0x1: Port enabled . 0x1 when PED = 0x1: Port in suspend state ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SUS_0" description="Port disabled"/>
    </bitfield>
    <bitfield id="FPR" width="1" begin="6" end="6" resetval="0" description="Force port resumeThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="FPR_0" description="No resume (K-state) detected/driven on port"/>
      <bitenum value="1" id="1" token="FPR_1" description="Resume detected/driven on port"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PEDC" width="1" begin="3" end="3" resetval="0" description="Port enabled/disabled changeThis field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PEDC_0_r" description="No change."/>
      <bitenum value="1" id="1" token="PEDC_1_r" description="Port enabled/disabled status has changed."/>
      <bitenum value="1" id="1" token="PEDC_1_w" description="Clears this bit to 0."/>
    </bitfield>
    <bitfield id="PED" width="1" begin="2" end="2" resetval="0" description="Port enabled/disabledSoftware cannot enable a port by setting this bit to 1. The host controller only sets this to 1 when the reset sequence determines that the attached device is a high-speed device. . Ports can be disabled by either a fault condition (disconnect event or other fault condition) or by host software. . This field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="PED_0" description="Disable"/>
      <bitenum value="1" id="1" token="PED_1" description="Enable"/>
    </bitfield>
    <bitfield id="CSC" width="1" begin="1" end="1" resetval="0" description="Connect status changeIndicates a change has occurred in the port CCS bit. . This field is 0 if the PP bit is 0. ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CSC_0_r" description="No change"/>
      <bitenum value="1" id="1" token="CSC_1_r" description="Change in current connect status"/>
      <bitenum value="1" id="1" token="CSC_1_w" description="Clears this bit to 0"/>
    </bitfield>
    <bitfield id="CCS" width="1" begin="0" end="0" resetval="0" description="Current connect statusThis value reflects the current state of the port, and may not correspond directly to the event that caused the CSC bit to be set. . This field is 0 if the PP bit is 0. ." range="" rwaccess="R">
      <bitenum value="0" id="0" token="CCS_0" description="No device is present."/>
      <bitenum value="1" id="1" token="CCS_1" description="Device is present on port."/>
    </bitfield>
  </register>
  <register id="INSNREG00" acronym="INSNREG00" offset="0x90" width="32" description="Implementation-specific register 0">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="UFRAME_CNT" width="13" begin="13" end="1" resetval="0x0000" description="1-microframe length value, to reduce simulation time. SIMULATIONS ONLY, NOT AN ACTUAL REGISTER." range="" rwaccess="RW"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable of this register" range="" rwaccess="RW"/>
  </register>
  <register id="INSNREG01" acronym="INSNREG01" offset="0x94" width="32" description="Implementation-specific register 1">
    <bitfield id="OUT_THRESHOLD" width="16" begin="31" end="16" resetval="0x0020" description="Programmable output packet buffer threshold, in 32-bit words" range="" rwaccess="RW"/>
    <bitfield id="IN_THRESHOLD" width="16" begin="15" end="0" resetval="0x0020" description="Programmable input packet buffer threshold, in 32-bit words" range="" rwaccess="RW"/>
  </register>
  <register id="INSNREG02" acronym="INSNREG02" offset="0x98" width="32" description="Implementation-specific register 2">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="BUF_DEPTH" width="12" begin="11" end="0" resetval="0x080" description="Programmable packet buffer depth, in 32-bit words" range="" rwaccess="RW"/>
  </register>
  <register id="INSNREG03" acronym="INSNREG03" offset="0x9C" width="32" description="Implementation-specific register 3">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="BRK_MEM_TRSF" width="1" begin="0" end="0" resetval="1" description="Break memory transfer, in conjunction withINSNREG01" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="BRK_MEM_TRSF_0" description="Disabled"/>
      <bitenum value="1" id="1" token="BRK_MEM_TRSF_1" description="Enabled"/>
    </bitfield>
  </register>
  <register id="INSNREG04" acronym="INSNREG04" offset="0xA0" width="32" description="Implementation-specific register 4">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NAK_FIX_DIS" width="1" begin="4" end="4" resetval="0" description="Disable NAK fix (don't touch)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SHORT_PORT_ENUM" width="1" begin="2" end="2" resetval="0" description="Scale down port enumeration time (debug)" range="" rwaccess="RW"/>
    <bitfield id="HCCPARAMS_WRE" width="1" begin="1" end="1" resetval="0" description="Make read-onlyHCCPARAMS register writable (debug)" range="" rwaccess="RW"/>
    <bitfield id="HCSPARAMS_WRE" width="1" begin="0" end="0" resetval="0" description="Make read-onlyHCSPARAMS register writable (debug)" range="" rwaccess="RW"/>
  </register>
  <register id="INSNREG05_ULPI" acronym="INSNREG05_ULPI" offset="0xA4" width="32" description="Implementation-specific register 5. Register functionality for ULPI mode.">
    <bitfield id="CONTROL" width="1" begin="31" end="31" resetval="0" description="Control/status of the ULPI register access" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="CONTROL_0_w" description="No effect"/>
      <bitenum value="0" id="0" token="CONTROL_0" description="ULPI access done"/>
      <bitenum value="1" id="1" token="CONTROL_1" description="Start ULPI access"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PORTSEL" width="4" begin="27" end="24" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="1" id="1" token="PORTSEL_1" description="Port 1 selected for register access"/>
      <bitenum value="2" id="2" token="PORTSEL_2" description="Port 2 selected for register access"/>
    </bitfield>
    <bitfield id="OPSEL" width="2" begin="23" end="22" resetval="0x0" description="" range="" rwaccess="RW">
      <bitenum value="2" id="2" token="OPSEL_2" description="Register access is write."/>
      <bitenum value="3" id="3" token="OPSEL_3" description="Register access is read."/>
    </bitfield>
    <bitfield id="REGADD" width="6" begin="21" end="16" resetval="0x00" description="ULPI direct register address, for any value different than 0x2F." range="" rwaccess="RW">
      <bitenum value="47" id="47" token="REGADD_47" description="Triggers an extended address"/>
    </bitfield>
    <bitfield id="EXTREGADD" width="8" begin="15" end="8" resetval="0x00" description="Address for extended register accesses. Don't care for direct accesses." range="" rwaccess="RW"/>
    <bitfield id="RDWRDATA" width="8" begin="7" end="0" resetval="0x00" description="Read/write data of (resp. read/write) register access" range="" rwaccess="RW"/>
  </register>
  <register id="INSNREG05_UTMI" acronym="INSNREG05_UTMI" offset="0xA4" width="32" description="Implementation-specific register 5. Register functionality for UTMI mode.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VBUSY" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="R">
      <bitenum value="0" id="0" token="VBUSY_0_r" description="Vendor interface is done/inactive"/>
      <bitenum value="1" id="1" token="VBUSY_1_r" description="Vendor interface is busy"/>
    </bitfield>
    <bitfield id="VPORT" width="4" begin="16" end="13" resetval="0x0" description="Vendor interface port selection ." range="" rwaccess="RW">
      <bitenum value="1" id="1" token="VPORT_1" description="Port 1 vendor interface selected"/>
      <bitenum value="2" id="2" token="VPORT_2" description="Port 2 vendor interface selected"/>
    </bitfield>
    <bitfield id="VCONTROLLOADM" width="1" begin="12" end="12" resetval="0" description="UTMI VcontrolLoadM output (active-low)" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="VCONTROLLOADM_0" description="Load Vcontrol value into PHY"/>
      <bitenum value="1" id="1" token="VCONTROLLOADM_1" description="No Action"/>
    </bitfield>
    <bitfield id="VCONTROL" width="4" begin="11" end="8" resetval="0x0" description="UTMI Vcontrol output, to be loaded into the PHY" range="" rwaccess="RW"/>
    <bitfield id="VSTATUS" width="8" begin="7" end="0" resetval="0x00" description="UTMI Vstatus input image, from PHY" range="" rwaccess="R"/>
  </register>
  <register id="INSNREG06" acronym="INSNREG06" offset="0xA8" width="32" description="AHB error status">
    <bitfield id="ERRORCAP" width="1" begin="31" end="31" resetval="0" description="Indicator that an AHB error was encountered and values were captured" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="ERRORCAP_0_r" description="No error"/>
      <bitenum value="0" id="0" token="ERRORCAP_0_w" description="Clear pending error"/>
      <bitenum value="1" id="1" token="ERRORCAP_1_w" description="No action"/>
      <bitenum value="1" id="1" token="ERRORCAP_1_r" description="Error pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="19" begin="30" end="12" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="HBURST" width="3" begin="11" end="9" resetval="0x0" description="HBURST Value of the control phase at which the AHB error occurred" range="" rwaccess="R"/>
    <bitfield id="BEATSEXP" width="5" begin="8" end="4" resetval="0x00" description="Number of beats expected in the burst at which the AHB error occurred. Valid values are 0 to 16." range="" rwaccess="R"/>
    <bitfield id="BEATSCOMP" width="4" begin="3" end="0" resetval="0x0" description="Number of successfully completed beats in the current burst before the AHB error occurred" range="" rwaccess="R"/>
  </register>
  <register id="INSNREG07" acronym="INSNREG07" offset="0xAC" width="32" description="AHB master error address">
    <bitfield id="MASTERERRADD" width="32" begin="31" end="0" resetval="0x0000 0000" description="AHB master error address" range="" rwaccess="R"/>
  </register>
  <register id="INSNREG08" acronym="INSNREG08" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="NEWBITFIELD1" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="RW"/>
  </register>
</module>
