/*-
 * Copyright (c) 2015 Ruslan Bukin <br@bsdpad.com>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 *
 * $FreeBSD$
 */

#include "assym.s"

#include <sys/syscall.h>
#include <machine/asm.h>
#include <machine/param.h>
#include <machine/trap.h>
#include <machine/pte.h>
//#include <machine/vmparam.h>

#define	MSTATUS_MPRV		(1 << 16)
#define	MSTATUS_PRV_SHIFT	1
#define	MSTATUS_PRV1_SHIFT	4
#define	MSTATUS_PRV2_SHIFT	7
#define	MSTATUS_PRV_MASK	(0x3 << MSTATUS_PRV_SHIFT)
#define	MSTATUS_PRV_U		0
#define	MSTATUS_PRV_S		1
#define	MSTATUS_PRV_H		2
#define	MSTATUS_PRV_M		3

#define	MSTATUS_VM_SHIFT	17
#define	MSTATUS_VM_MASK		0x1f
#define	MSTATUS_VM_MBARE	0
#define	MSTATUS_VM_MBB		1
#define	MSTATUS_VM_MBBID	2
#define	MSTATUS_VM_SV32		8
#define	MSTATUS_VM_SV39		9
#define	MSTATUS_VM_SV48		10

#define	MIE_SSIE	(1 << 1)
#define	MIE_HSIE	(1 << 2)
#define	MIE_MSIE	(1 << 3)

#define	MIE_STIE	(1 << 5)
#define	MIE_HTIE	(1 << 6)
#define	MIE_MTIE	(1 << 7)

#define	MIP_SSIP	(1 << 1)
#define	MIP_HSIP	(1 << 2)
#define	MIP_MSIP	(1 << 3)

#define	MIP_STIP	(1 << 5)
#define	MIP_HTIP	(1 << 6)
#define	MIP_MTIP	(1 << 7)

#define	SR_IE		(1 << 0)
#define	SR_IE1		(1 << 3)
#define	SR_IE2		(1 << 6)
#define	SR_IE3		(1 << 9)

#define	INIT_STACK_SIZE	(PAGE_SIZE * 4)

	.globl	kernbase
	.set	kernbase, KERNBASE

	/* Trap entries */
	.text

mentry:
	/* User mode entry point (mtvec + 0x000) */
	.align 6
	j user_trap

	/* Supervisor mode entry point (mtvec + 0x040) */
	.align 6
	j sv_trap

	/* Hypervisor mode entry point (mtvec + 0x080) */
	.align 6
	j bad_trap

	/* Machine mode entry point (mtvec + 0x0C0) */
	.align 6
	j mm_trap

	.align 3
hardstack1:
	.space	56
hardstack_end1:

	/* Reset vector */
	.text
	.align 8
	.globl _start
_start:
	//li	s11, VM_MIN_KERNEL_ADDRESS
	li	s11, 0xffffffffc0000000

	la	t0, hardstack_end
	sub	t0, t0, s11
	csrw	mscratch, t0

	li	t0, 0
	csrw	sscratch, t0

	/* Setup supervisor exception handler */
	//la	t0, _C_LABEL(cpu_exception_handler_sv)
	//add	t0, t0, s11
	//csrw	stvec, t0

	li	s10, PAGE_SIZE
	li	s9, (PAGE_SIZE * KSTACK_PAGES)

	/* Page tables */

	/* Level 1 */
	la	s1, pagetable_l1
	la	s2, pagetable_l2	/* Link to next level PN */
	srli	s2, s2, PAGE_SHIFT

	li	a5, 0xffffffffc0000000
	srli	a5, a5, 0x1e		/* >> 30 */
	andi	a5, a5, 0x1ff		/* & 0x1ff */
	li	t4, (PTE_VALID | (PTE_TYPE_PTR_G << PTE_TYPE_S))
	slli	t5, s2, PTE_PPN0_S	/* (s2 << PTE_PPN0_S) */
	or	t6, t4, t5

	/* Store single level1 PTE entry to position */
	li	a6, PTE_SIZE
	mulw	a5, a5, a6
	add	t0, s1, a5
	sd	t6, (t0)

	/* Level 2 superpages (512 x 2MiB) */
	la	s1, pagetable_l2
	li	t3, 512			/* Build 512 entries */
	li	t4, 0			/* Counter */
	li	t5, 0
2:
	li	t0, (PTE_VALID | (PTE_TYPE_SRWX_G << PTE_TYPE_S))
	slli	t2, t4, PTE_PPN1_S	/* << PTE_PPN1_S */
	or	t5, t0, t2
	sd	t5, (s1)		/* Store PTE entry to position */
	addi	s1, s1, PTE_SIZE

	addi	t4, t4, 1
	bltu	t4, t3, 2b

	/* Page tables base for kernel */
	la	s1, pagetable_l1
	csrw	sptbr1, s1

	/* Page tables END */

	/* Enter supervisor mode */
	li	s0, ((MSTATUS_VM_SV39 << MSTATUS_VM_SHIFT) | \
		     (MSTATUS_PRV_M << MSTATUS_PRV_SHIFT) | \
		     (MSTATUS_PRV_S << MSTATUS_PRV1_SHIFT) | \
		     (MSTATUS_PRV_U << MSTATUS_PRV2_SHIFT));
	csrw	mstatus, s0

	/* Exit machine mode */
	la	t0, .Lmmu_on
	add	t0, t0, s11
	csrw	mepc, t0
	eret

.Lmmu_on:
	/* Initialize stack pointer */
	la	s3, initstack_end
	mv	sp, s3
	addi	sp, sp, -PCB_SIZE

	/* Clear BSS  */
	la	a0, _C_LABEL(__bss_start)
	la	s1, _C_LABEL(_end)
	//li	s9, (PAGE_SIZE * KSTACK_PAGES)
	//add	s1, s1, s9
1:
	sb	zero, 0(a0)
	addi	a0, a0, 1
	bltu	a0, s1, 1b

	/* Fill riscv_bootparams */
	addi	sp, sp, -32

	li	t0, 0
	sd	t0, 0(sp) /* modulep */

	la	t0, pagetable_l1
	sd	t0, 8(sp) /* kern_l1pt */

	li	t0, 0xffffffffbffffe00
	sd	t0, 16(sp) /* kern_delta */

	la	t0, initstack_end
	sd	t0, 24(sp) /* kern_stack */

	mv	a0, sp
	call	_C_LABEL(initriscv)	/* Off we go */
	call	_C_LABEL(mi_startup)

	.align  4
initstack:
	.space  (PAGE_SIZE * KSTACK_PAGES)
initstack_end:
hardstack:
	.space  (PAGE_SIZE)
hardstack_end:

.macro save_registers
//	csrrw	sp, sscratch, sp
//	bnez	sp, 1f
//	csrrw	sp, sscratch, sp
//1:
	//csrw	sscratch, 0
	addi	sp, sp, -288
	/* x0 is hard-wired zero */
	sd	x1, (TF_X + 1 * 8)(sp)
	sd	x2, (TF_X + 2 * 8)(sp)
	sd	x3, (TF_X + 3 * 8)(sp)
	sd	x4, (TF_X + 4 * 8)(sp)
	sd	x5, (TF_X + 5 * 8)(sp)
	sd	x6, (TF_X + 6 * 8)(sp)
	sd	x7, (TF_X + 7 * 8)(sp)
	sd	x8, (TF_X + 8 * 8)(sp)
	sd	x9, (TF_X + 9 * 8)(sp)
	sd	x10, (TF_X + 10 * 8)(sp)
	sd	x11, (TF_X + 11 * 8)(sp)
	sd	x12, (TF_X + 12 * 8)(sp)
	sd	x13, (TF_X + 13 * 8)(sp)
	sd	x14, (TF_X + 14 * 8)(sp)
	sd	x15, (TF_X + 15 * 8)(sp)
	sd	x16, (TF_X + 16 * 8)(sp)
	sd	x17, (TF_X + 17 * 8)(sp)
	sd	x18, (TF_X + 18 * 8)(sp)
	sd	x19, (TF_X + 19 * 8)(sp)
	sd	x20, (TF_X + 20 * 8)(sp)
	sd	x21, (TF_X + 21 * 8)(sp)
	sd	x22, (TF_X + 22 * 8)(sp)
	sd	x23, (TF_X + 23 * 8)(sp)
	sd	x24, (TF_X + 24 * 8)(sp)
	sd	x25, (TF_X + 25 * 8)(sp)
	sd	x26, (TF_X + 26 * 8)(sp)
	sd	x27, (TF_X + 27 * 8)(sp)
	sd	x28, (TF_X + 28 * 8)(sp)
	sd	x29, (TF_X + 29 * 8)(sp)
	sd	x30, (TF_X + 30 * 8)(sp)
	sd	x31, (TF_X + 31 * 8)(sp)

	csrr	t0, sepc
	sd	t0, 256(sp)

	csrr	t0, sstatus
	sd	t0, 264(sp)

	csrr	t0, sbadaddr
	sd	t0, 272(sp)

	csrr	t0, scause
	sd	t0, 280(sp)
.endm

.macro load_registers
	csrr	t0, sstatus
	//csrr	t0, sptbr

	ld	t0, 264(sp)
	csrw	sstatus, t0

	ld	t0, 256(sp)
	csrw	sepc, t0

	/* Enable interrupts */
	//li	t0, MIE_MTIE
	//csrs	mie, t0
	//li	t0, (SR_IE)
	//csrs	sstatus, t0

	/* x0 is hard-wired zero */
	ld	x1, (TF_X + 1 * 8)(sp)
	/* x2 is sp */
	ld	x3, (TF_X + 3 * 8)(sp)
	ld	x4, (TF_X + 4 * 8)(sp)
	ld	x5, (TF_X + 5 * 8)(sp)
	ld	x6, (TF_X + 6 * 8)(sp)
	ld	x7, (TF_X + 7 * 8)(sp)
	ld	x8, (TF_X + 8 * 8)(sp)
	ld	x9, (TF_X + 9 * 8)(sp)
	ld	x10, (TF_X + 10 * 8)(sp)
	ld	x11, (TF_X + 11 * 8)(sp)
	ld	x12, (TF_X + 12 * 8)(sp)
	ld	x13, (TF_X + 13 * 8)(sp)
	ld	x14, (TF_X + 14 * 8)(sp)
	ld	x15, (TF_X + 15 * 8)(sp)
	ld	x16, (TF_X + 16 * 8)(sp)
	ld	x17, (TF_X + 17 * 8)(sp)
	ld	x18, (TF_X + 18 * 8)(sp)
	ld	x19, (TF_X + 19 * 8)(sp)
	ld	x20, (TF_X + 20 * 8)(sp)
	ld	x21, (TF_X + 21 * 8)(sp)
	ld	x22, (TF_X + 22 * 8)(sp)
	ld	x23, (TF_X + 23 * 8)(sp)
	ld	x24, (TF_X + 24 * 8)(sp)
	ld	x25, (TF_X + 25 * 8)(sp)
	ld	x26, (TF_X + 26 * 8)(sp)
	ld	x27, (TF_X + 27 * 8)(sp)
	ld	x28, (TF_X + 28 * 8)(sp)
	ld	x29, (TF_X + 29 * 8)(sp)
	ld	x30, (TF_X + 30 * 8)(sp)
	ld	x31, (TF_X + 31 * 8)(sp)

	ld	x2, (TF_X + 2 * 8)(sp)
	addi	sp, sp, 288

//1:
//	csrrw	sp, sscratch, sp
//	beqz	sp, 1b
.endm

ENTRY(cpu_exception_handler_sv)
	save_registers
	mv	a0, sp
	call	_C_LABEL(do_trap)
	load_registers
	eret
END(cpu_exception_handler_sv)

ENTRY(cpu_exception_handler_user)
	csrrw   sp, sscratch, sp

	save_registers
	mv	a0, sp
	call	_C_LABEL(do_trap)
	load_registers

	csrrw   sp, sscratch, sp

	eret
END(cpu_exception_handler_user)

ENTRY(sigcode)
#if 0
	mov	x0, sp
	add	x0, x0, #SF_UC

1:
	mov	x8, #SYS_sigreturn
	svc	0

	/* sigreturn failed, exit */
	mov	x8, #SYS_exit
	svc	0

	b	1b
#endif
END(sigcode)
	/* This may be copied to the stack, keep it 16-byte aligned */
	.align	3
esigcode:

	.data
	.align	3
	.global	szsigcode
szsigcode:
	.quad	esigcode - sigcode

	.align	12
pagetable_l1:
	.space	PAGE_SIZE
pagetable_l2:
	.space	PAGE_SIZE
pagetable_end:

	.globl init_pt_va
init_pt_va:
	.quad pagetable_l2	/* XXX: Keep page tables VA */

ENTRY(bad_trap)
	j bad_trap
END(bad_trap)

ENTRY(user_trap)
	csrrw   sp, mscratch, sp
	addi    sp, sp, -64
	sd      t0, 0(sp)

	csrr    t0, mcause
	bltz    t0, .Luser_interrupt
	
	/* Setup supervisor exception handler */
	la	t0, _C_LABEL(cpu_exception_handler_user)
	li	t1, 0xffffffffc0000000
	add	t0, t0, t1
	csrw	stvec, t0

	/* Restore state */
	ld      t0, 0(sp)
	addi	sp, sp, 64
	csrrw   sp, mscratch, sp

	/* Redirect to supervisor */
	mrts

.Luser_interrupt:
	/* Disable interrupts */
	li	t0, MIE_MTIE
	csrc	mie, t0

	/* Clear pending */
	li	t0, MIP_MTIP
	csrc	mip, t0

	/* Clear supervisor pending */
	li	t0, MIP_STIP
	csrc	mip, t0

	ld      t0, 0(sp)
	addi	sp, sp, 64
	csrrw   sp, mscratch, sp
	eret
END(user_trap)

#define	HANDLE_SUPERVISOR_TRAP_IN_MACHINE_MODE 0 \
  | (0 << (31 - 0)) /* IF misaligned */           \
  | (0 << (31 - 1)) /* IF fault */                \
  | (1 << (31 - 2)) /* illegal instruction */     \
  | (0 << (31 - 3)) /* breakpoint */              \
  | (1 << (31 - 4)) /* load misaligned */         \
  | (0 << (31 - 5)) /* load fault */              \
  | (1 << (31 - 6)) /* store misaligned */        \
  | (0 << (31 - 7)) /* store fault */             \
  | (0 << (31 - 8)) /* user environment call */   \
  | (1 << (31 - 9)) /* super environment call */  \

sv_trap:
	/* Save state */
	csrrw	sp, mscratch, sp
	addi	sp, sp, -64
	sd	t0, 0(sp)
	sd	t1, 8(sp)
	sd	t4, 16(sp)
	sd	t5, 24(sp)
	sd	t6, 32(sp)

	/* Save current sptbr */
	//csrr	t0, sptbr
	//sd	t0, 40(sp)
	//mv	x4, t0
	/* Load kernel sptbr */
	//la	t0, pagetable_l1
	//csrw	sptbr, t0

	/* Debugging */
	csrr	t0, mstatus

	//csrr	t0, sptbr /* debug */
	csrr	t0, mcause
	bltz	t0, .Linterrupt
	li	t1, HANDLE_SUPERVISOR_TRAP_IN_MACHINE_MODE
	sllw	t1, t1, t0
	bltz	t1, .Lhandle_trap_in_machine_mode

	/* Setup supervisor exception handler */
	la	t0, _C_LABEL(cpu_exception_handler_sv)
	li	t1, 0xffffffffc0000000
	add	t0, t0, t1
	csrw	stvec, t0

	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp

	/* Redirect to supervisor */
	mrts

.Linterrupt:
	/* Supervisor interrupt ? */
	//csrr	t0, mstatus
	//and	t0, t0, (MSTATUS_PRV_MASK)
	//li	t1, (MSTATUS_PRV_S << MSTATUS_PRV_SHIFT)
	//csrr	t0, mip
	//and	t0, t0, (MIP_STIP)
	//li	t1, (MIP_STIP)
	//beq	t0, t1, .Lmrts

	/* Debugging */
	csrr	t0, mstatus

	/* Disable interrupts */
	li	t0, MIE_MTIE
	csrc	mie, t0

	/* Clear pending */
	li	t0, MIP_MTIP
	csrc	mip, t0

	/* Post supervisor interrupt */
	li	t0, MIP_STIP
	csrs	mip, t0

	/*
	 * Check if we get here from supervisor mode,
	 * was supervisor interrupts enabled before trap ?
	 */
	csrr	t0, mstatus
	li	t1, (SR_IE1 | (MSTATUS_PRV_S << MSTATUS_PRV1_SHIFT))
	and	t0, t0, t1
	beq	t0, t1, .Lmrts

	/* Restore sptbr */
	//ld	t0, 40(sp)
	//csrw	sptbr, t0
	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp
	eret

.Lmrts:
	//csrr	t0, mip
	//and	t0, t0, MIP_MTIP
	//li	t1, MIP_MTIP
	//beq	t0, t1, .Lpost

	/* Enable interrupts for PRV1, so when we leave this trap it will be PRV */
	//li	t0, (SR_IE1)
	//csrs	mstatus, t0

	/* Clear pending */
	li      t0, MIP_STIP
	csrc    mip, t0

	/* Setup supervisor exception handler */
	la	t0, _C_LABEL(cpu_exception_handler_sv)
	li	t1, 0xffffffffc0000000
	add	t0, t0, t1
	csrw	stvec, t0

	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp

	/* Redirect to supervisor */
	mrts

.Lhandle_trap_in_machine_mode:

	/* Save mepc, point to the next instr */
	csrr	t1, mepc
	addi	t1, t1, 4
	li	t4, ECALL_LOW_PRINTC
	beq	t5, t4, low_printc
	li	t4, ECALL_MTIMECMP
	beq	t5, t4, set_mtimecmp
	li	t4, ECALL_CLEAR_PENDING
	beq	t5, t4, clear_pending

	/* Exit trap */
	csrw    mepc, t1
	/* Restore sptbr */
	//ld	t0, 40(sp)
	//csrw	sptbr, t0
	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp
	eret

low_printc:
	//li	t5, 0
	li	t0, 0x101000000000000
	//add	t0, t0, t6
	add	t0, t0, a0

2:
	csrrw	t0, mtohost, t0
	bnez	t0, 2b

	csrr	t0, mfromhost
	li	t0, 0
	csrw	mfromhost, t0

	/* Exit trap */
	csrw    mepc, t1
	/* Restore sptbr */
	//ld	t0, 40(sp)
	//csrw	sptbr, t0
	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp
	eret

set_mtimecmp:
	csrw	mtimecmp, t6

	/* Enable interrupts */
	li	t0, (MIE_MTIE | MIE_STIE)
	csrs	mie, t0

	/* Exit trap */
	csrw    mepc, t1
	/* Restore sptbr */
	//ld	t0, 40(sp)
	//csrw	sptbr, t0
	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp
	eret

clear_pending:
	li      t0, MIP_STIP
	csrc    mip, t0

	/* Exit trap */
	csrw    mepc, t1
	/* Restore sptbr */
	//ld	t0, 40(sp)
	//csrw	sptbr, t0
	/* Restore state */
	ld	t0, 0(sp)
	ld	t1, 8(sp)
	ld	t4, 16(sp)
	ld	t5, 24(sp)
	ld	t6, 32(sp)
	addi	sp, sp, 64
	csrrw	sp, mscratch, sp
	eret

mm_trap:
	# Handle trap in supervisor mode
	j mm_trap
