{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709834559307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709834559308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 01:02:39 2024 " "Processing started: Fri Mar 08 01:02:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709834559308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709834559308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTLDesign -c RTLDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTLDesign -c RTLDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709834559308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709834559585 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RTLDesign.v " "Can't analyze file -- file RTLDesign.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1709834559623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtldesign.sv 5 5 " "Found 5 design units, including 5 entities, in source file rtldesign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 homework " "Found entity 1: homework" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709834559628 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709834559628 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator " "Found entity 3: comparator" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709834559628 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_8 " "Found entity 4: register_8" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709834559628 ""} { "Info" "ISGN_ENTITY_NAME" "5 register_10 " "Found entity 5: register_10" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709834559628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co RTLDesign.sv(27) " "Verilog HDL Implicit Net warning at RTLDesign.sv(27): created implicit net for \"co\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lt RTLDesign.sv(33) " "Verilog HDL Implicit Net warning at RTLDesign.sv(33): created implicit net for \"lt\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eq RTLDesign.sv(33) " "Verilog HDL Implicit Net warning at RTLDesign.sv(33): created implicit net for \"eq\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gt RTLDesign.sv(34) " "Verilog HDL Implicit Net warning at RTLDesign.sv(34): created implicit net for \"gt\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "addr packed RTLDesign.sv(7) " "Verilog HDL Port Declaration warning at RTLDesign.sv(7): data type declaration for \"addr\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 7 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "addr RTLDesign.sv(3) " "HDL info at RTLDesign.sv(3): see declaration for object \"addr\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max packed RTLDesign.sv(5) " "Verilog HDL Port Declaration warning at RTLDesign.sv(5): data type declaration for \"max\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max RTLDesign.sv(3) " "HDL info at RTLDesign.sv(3): see declaration for object \"max\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "min packed RTLDesign.sv(5) " "Verilog HDL Port Declaration warning at RTLDesign.sv(5): data type declaration for \"min\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559628 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "min RTLDesign.sv(3) " "HDL info at RTLDesign.sv(3): see declaration for object \"min\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed RTLDesign.sv(6) " "Verilog HDL Port Declaration warning at RTLDesign.sv(6): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data RTLDesign.sv(2) " "HDL info at RTLDesign.sv(2): see declaration for object \"data\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "I packed RTLDesign.sv(99) " "Verilog HDL Port Declaration warning at RTLDesign.sv(99): data type declaration for \"I\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 99 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "I RTLDesign.sv(96) " "HDL info at RTLDesign.sv(96): see declaration for object \"I\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 96 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed RTLDesign.sv(100) " "Verilog HDL Port Declaration warning at RTLDesign.sv(100): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 100 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q RTLDesign.sv(97) " "HDL info at RTLDesign.sv(97): see declaration for object \"Q\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 97 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "I packed RTLDesign.sv(82) " "Verilog HDL Port Declaration warning at RTLDesign.sv(82): data type declaration for \"I\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 82 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "I RTLDesign.sv(79) " "HDL info at RTLDesign.sv(79): see declaration for object \"I\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 79 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Q packed RTLDesign.sv(83) " "Verilog HDL Port Declaration warning at RTLDesign.sv(83): data type declaration for \"Q\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 83 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Q RTLDesign.sv(80) " "HDL info at RTLDesign.sv(80): see declaration for object \"Q\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 80 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "a packed RTLDesign.sv(55) " "Verilog HDL Port Declaration warning at RTLDesign.sv(55): data type declaration for \"a\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 55 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "a RTLDesign.sv(52) " "HDL info at RTLDesign.sv(52): see declaration for object \"a\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 52 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "b packed RTLDesign.sv(55) " "Verilog HDL Port Declaration warning at RTLDesign.sv(55): data type declaration for \"b\" declares packed dimensions but the port declaration declaration does not" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 55 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "b RTLDesign.sv(52) " "HDL info at RTLDesign.sv(52): see declaration for object \"b\"" {  } { { "RTLDesign.sv" "" { Text "C:/Users/Zaphkiel/Desktop/RTL Design/RTLDesign.sv" 52 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709834559629 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "RTLDesign " "Top-level design entity \"RTLDesign\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1709834559654 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709834559723 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 08 01:02:39 2024 " "Processing ended: Fri Mar 08 01:02:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709834559723 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709834559723 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709834559723 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709834559723 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 16 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709834560298 ""}
