$date
	Fri Aug  4 14:24:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fa_tb $end
$var wire 1 ! sum_tb $end
$var wire 1 " carry_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % cin_tb $end
$scope module u_fa0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 & c0 $end
$var wire 1 ' c1 $end
$var wire 1 " carry $end
$var wire 1 ( s0 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1!
1%
#2000
1(
0%
1$
#3000
1"
0!
1'
1%
#4000
0"
1!
0'
0%
0$
1#
#5000
1"
0!
1'
1%
#6000
0'
0(
1&
0%
1$
#7000
1!
1%
#8000
