-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)
-- Created on Tue Apr 18 11:23:32 2017

COMPONENT command
	GENERIC ( INIT_PER : INTEGER := 24000; REF_PER : INTEGER := 1024; SC_CL : INTEGER := 3; SC_RCD : INTEGER := 3;
		 SC_RRD : INTEGER := 7; SC_PM : INTEGER := 1; SC_BL : INTEGER := 1; SDR_BL : STD_LOGIC_VECTOR;
		 SDR_BT : std_logic := '0'; SDR_CL : STD_LOGIC_VECTOR );
	PORT
	(
		CLK		:	 IN STD_LOGIC;
		RESET_N		:	 IN STD_LOGIC;
		SADDR		:	 IN STD_LOGIC_VECTOR(22 DOWNTO 0);
		NOP		:	 IN STD_LOGIC;
		READA		:	 IN STD_LOGIC;
		WRITEA		:	 IN STD_LOGIC;
		REFRESH		:	 IN STD_LOGIC;
		PRECHARGE		:	 IN STD_LOGIC;
		LOAD_MODE		:	 IN STD_LOGIC;
		REF_REQ		:	 IN STD_LOGIC;
		INIT_REQ		:	 IN STD_LOGIC;
		PM_STOP		:	 IN STD_LOGIC;
		PM_DONE		:	 IN STD_LOGIC;
		REF_ACK		:	 OUT STD_LOGIC;
		CM_ACK		:	 OUT STD_LOGIC;
		OE		:	 OUT STD_LOGIC;
		SA		:	 OUT STD_LOGIC_VECTOR(11 DOWNTO 0);
		BA		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
		CS_N		:	 OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
		CKE		:	 OUT STD_LOGIC;
		RAS_N		:	 OUT STD_LOGIC;
		CAS_N		:	 OUT STD_LOGIC;
		WE_N		:	 OUT STD_LOGIC
	);
END COMPONENT;