#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb44570 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb44700 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb362d0 .functor NOT 1, L_0xb99ce0, C4<0>, C4<0>, C4<0>;
L_0xb99ac0 .functor XOR 2, L_0xb99960, L_0xb99a20, C4<00>, C4<00>;
L_0xb99bd0 .functor XOR 2, L_0xb99ac0, L_0xb99b30, C4<00>, C4<00>;
v0xb93510_0 .net *"_ivl_10", 1 0, L_0xb99b30;  1 drivers
v0xb93610_0 .net *"_ivl_12", 1 0, L_0xb99bd0;  1 drivers
v0xb936f0_0 .net *"_ivl_2", 1 0, L_0xb968d0;  1 drivers
v0xb937b0_0 .net *"_ivl_4", 1 0, L_0xb99960;  1 drivers
v0xb93890_0 .net *"_ivl_6", 1 0, L_0xb99a20;  1 drivers
v0xb939c0_0 .net *"_ivl_8", 1 0, L_0xb99ac0;  1 drivers
v0xb93aa0_0 .net "a", 0 0, v0xb8f5a0_0;  1 drivers
v0xb93b40_0 .net "b", 0 0, v0xb8f640_0;  1 drivers
v0xb93be0_0 .net "c", 0 0, v0xb8f6e0_0;  1 drivers
v0xb93c80_0 .var "clk", 0 0;
v0xb93d20_0 .net "d", 0 0, v0xb8f820_0;  1 drivers
v0xb93dc0_0 .net "out_pos_dut", 0 0, L_0xb99640;  1 drivers
v0xb93e60_0 .net "out_pos_ref", 0 0, L_0xb95390;  1 drivers
v0xb93f00_0 .net "out_sop_dut", 0 0, L_0xb96420;  1 drivers
v0xb93fa0_0 .net "out_sop_ref", 0 0, L_0xb69d50;  1 drivers
v0xb94040_0 .var/2u "stats1", 223 0;
v0xb940e0_0 .var/2u "strobe", 0 0;
v0xb94180_0 .net "tb_match", 0 0, L_0xb99ce0;  1 drivers
v0xb94250_0 .net "tb_mismatch", 0 0, L_0xb362d0;  1 drivers
v0xb942f0_0 .net "wavedrom_enable", 0 0, v0xb8faf0_0;  1 drivers
v0xb943c0_0 .net "wavedrom_title", 511 0, v0xb8fb90_0;  1 drivers
L_0xb968d0 .concat [ 1 1 0 0], L_0xb95390, L_0xb69d50;
L_0xb99960 .concat [ 1 1 0 0], L_0xb95390, L_0xb69d50;
L_0xb99a20 .concat [ 1 1 0 0], L_0xb99640, L_0xb96420;
L_0xb99b30 .concat [ 1 1 0 0], L_0xb95390, L_0xb69d50;
L_0xb99ce0 .cmp/eeq 2, L_0xb968d0, L_0xb99bd0;
S_0xb44890 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb44700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb366b0 .functor AND 1, v0xb8f6e0_0, v0xb8f820_0, C4<1>, C4<1>;
L_0xb36a90 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb36e70 .functor NOT 1, v0xb8f640_0, C4<0>, C4<0>, C4<0>;
L_0xb370f0 .functor AND 1, L_0xb36a90, L_0xb36e70, C4<1>, C4<1>;
L_0xb4f100 .functor AND 1, L_0xb370f0, v0xb8f6e0_0, C4<1>, C4<1>;
L_0xb69d50 .functor OR 1, L_0xb366b0, L_0xb4f100, C4<0>, C4<0>;
L_0xb94810 .functor NOT 1, v0xb8f640_0, C4<0>, C4<0>, C4<0>;
L_0xb94880 .functor OR 1, L_0xb94810, v0xb8f820_0, C4<0>, C4<0>;
L_0xb94990 .functor AND 1, v0xb8f6e0_0, L_0xb94880, C4<1>, C4<1>;
L_0xb94a50 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb94b20 .functor OR 1, L_0xb94a50, v0xb8f640_0, C4<0>, C4<0>;
L_0xb94b90 .functor AND 1, L_0xb94990, L_0xb94b20, C4<1>, C4<1>;
L_0xb94d10 .functor NOT 1, v0xb8f640_0, C4<0>, C4<0>, C4<0>;
L_0xb94d80 .functor OR 1, L_0xb94d10, v0xb8f820_0, C4<0>, C4<0>;
L_0xb94ca0 .functor AND 1, v0xb8f6e0_0, L_0xb94d80, C4<1>, C4<1>;
L_0xb94f10 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb95010 .functor OR 1, L_0xb94f10, v0xb8f820_0, C4<0>, C4<0>;
L_0xb950d0 .functor AND 1, L_0xb94ca0, L_0xb95010, C4<1>, C4<1>;
L_0xb95280 .functor XNOR 1, L_0xb94b90, L_0xb950d0, C4<0>, C4<0>;
v0xb35c00_0 .net *"_ivl_0", 0 0, L_0xb366b0;  1 drivers
v0xb36000_0 .net *"_ivl_12", 0 0, L_0xb94810;  1 drivers
v0xb363e0_0 .net *"_ivl_14", 0 0, L_0xb94880;  1 drivers
v0xb367c0_0 .net *"_ivl_16", 0 0, L_0xb94990;  1 drivers
v0xb36ba0_0 .net *"_ivl_18", 0 0, L_0xb94a50;  1 drivers
v0xb36f80_0 .net *"_ivl_2", 0 0, L_0xb36a90;  1 drivers
v0xb37200_0 .net *"_ivl_20", 0 0, L_0xb94b20;  1 drivers
v0xb8db10_0 .net *"_ivl_24", 0 0, L_0xb94d10;  1 drivers
v0xb8dbf0_0 .net *"_ivl_26", 0 0, L_0xb94d80;  1 drivers
v0xb8dcd0_0 .net *"_ivl_28", 0 0, L_0xb94ca0;  1 drivers
v0xb8ddb0_0 .net *"_ivl_30", 0 0, L_0xb94f10;  1 drivers
v0xb8de90_0 .net *"_ivl_32", 0 0, L_0xb95010;  1 drivers
v0xb8df70_0 .net *"_ivl_36", 0 0, L_0xb95280;  1 drivers
L_0x7fdba355a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xb8e030_0 .net *"_ivl_38", 0 0, L_0x7fdba355a018;  1 drivers
v0xb8e110_0 .net *"_ivl_4", 0 0, L_0xb36e70;  1 drivers
v0xb8e1f0_0 .net *"_ivl_6", 0 0, L_0xb370f0;  1 drivers
v0xb8e2d0_0 .net *"_ivl_8", 0 0, L_0xb4f100;  1 drivers
v0xb8e3b0_0 .net "a", 0 0, v0xb8f5a0_0;  alias, 1 drivers
v0xb8e470_0 .net "b", 0 0, v0xb8f640_0;  alias, 1 drivers
v0xb8e530_0 .net "c", 0 0, v0xb8f6e0_0;  alias, 1 drivers
v0xb8e5f0_0 .net "d", 0 0, v0xb8f820_0;  alias, 1 drivers
v0xb8e6b0_0 .net "out_pos", 0 0, L_0xb95390;  alias, 1 drivers
v0xb8e770_0 .net "out_sop", 0 0, L_0xb69d50;  alias, 1 drivers
v0xb8e830_0 .net "pos0", 0 0, L_0xb94b90;  1 drivers
v0xb8e8f0_0 .net "pos1", 0 0, L_0xb950d0;  1 drivers
L_0xb95390 .functor MUXZ 1, L_0x7fdba355a018, L_0xb94b90, L_0xb95280, C4<>;
S_0xb8ea70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb44700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xb8f5a0_0 .var "a", 0 0;
v0xb8f640_0 .var "b", 0 0;
v0xb8f6e0_0 .var "c", 0 0;
v0xb8f780_0 .net "clk", 0 0, v0xb93c80_0;  1 drivers
v0xb8f820_0 .var "d", 0 0;
v0xb8f910_0 .var/2u "fail", 0 0;
v0xb8f9b0_0 .var/2u "fail1", 0 0;
v0xb8fa50_0 .net "tb_match", 0 0, L_0xb99ce0;  alias, 1 drivers
v0xb8faf0_0 .var "wavedrom_enable", 0 0;
v0xb8fb90_0 .var "wavedrom_title", 511 0;
E_0xb42ee0/0 .event negedge, v0xb8f780_0;
E_0xb42ee0/1 .event posedge, v0xb8f780_0;
E_0xb42ee0 .event/or E_0xb42ee0/0, E_0xb42ee0/1;
S_0xb8eda0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xb8ea70;
 .timescale -12 -12;
v0xb8efe0_0 .var/2s "i", 31 0;
E_0xb42d80 .event posedge, v0xb8f780_0;
S_0xb8f0e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xb8ea70;
 .timescale -12 -12;
v0xb8f2e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xb8f3c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xb8ea70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xb8fd70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb44700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb95540 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb955d0 .functor AND 1, L_0xb95540, v0xb8f640_0, C4<1>, C4<1>;
L_0xb957c0 .functor NOT 1, v0xb8f6e0_0, C4<0>, C4<0>, C4<0>;
L_0xb95940 .functor AND 1, L_0xb955d0, L_0xb957c0, C4<1>, C4<1>;
L_0xb95a80 .functor AND 1, L_0xb95940, v0xb8f820_0, C4<1>, C4<1>;
L_0xb95c50 .functor AND 1, v0xb8f640_0, v0xb8f6e0_0, C4<1>, C4<1>;
L_0xb95d00 .functor AND 1, L_0xb95c50, v0xb8f820_0, C4<1>, C4<1>;
L_0xb95dc0 .functor OR 1, L_0xb95a80, L_0xb95d00, C4<0>, C4<0>;
L_0xb95f20 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb960a0 .functor AND 1, L_0xb95f20, v0xb8f640_0, C4<1>, C4<1>;
L_0xb961c0 .functor AND 1, L_0xb960a0, v0xb8f6e0_0, C4<1>, C4<1>;
L_0xb96230 .functor NOT 1, v0xb8f820_0, C4<0>, C4<0>, C4<0>;
L_0xb96310 .functor AND 1, L_0xb961c0, L_0xb96230, C4<1>, C4<1>;
L_0xb96420 .functor OR 1, L_0xb95dc0, L_0xb96310, C4<0>, C4<0>;
L_0xb962a0 .functor NOT 1, v0xb8f640_0, C4<0>, C4<0>, C4<0>;
L_0xb96600 .functor OR 1, v0xb8f5a0_0, L_0xb962a0, C4<0>, C4<0>;
L_0xb96750 .functor OR 1, L_0xb96600, v0xb8f6e0_0, C4<0>, C4<0>;
L_0xb96810 .functor OR 1, L_0xb96750, v0xb8f820_0, C4<0>, C4<0>;
L_0xb96970 .functor OR 1, v0xb8f5a0_0, v0xb8f640_0, C4<0>, C4<0>;
L_0xb969e0 .functor NOT 1, v0xb8f6e0_0, C4<0>, C4<0>, C4<0>;
L_0xb96b00 .functor OR 1, L_0xb96970, L_0xb969e0, C4<0>, C4<0>;
L_0xb96c10 .functor OR 1, L_0xb96b00, v0xb8f820_0, C4<0>, C4<0>;
L_0xb96d90 .functor AND 1, L_0xb96810, L_0xb96c10, C4<1>, C4<1>;
L_0xb96ea0 .functor OR 1, v0xb8f5a0_0, v0xb8f640_0, C4<0>, C4<0>;
L_0xb96fe0 .functor OR 1, L_0xb96ea0, v0xb8f6e0_0, C4<0>, C4<0>;
L_0xb970a0 .functor NOT 1, v0xb8f820_0, C4<0>, C4<0>, C4<0>;
L_0xb971f0 .functor OR 1, L_0xb96fe0, L_0xb970a0, C4<0>, C4<0>;
L_0xb97300 .functor AND 1, L_0xb96d90, L_0xb971f0, C4<1>, C4<1>;
L_0xb97500 .functor NOT 1, v0xb8f640_0, C4<0>, C4<0>, C4<0>;
L_0xb97570 .functor OR 1, v0xb8f5a0_0, L_0xb97500, C4<0>, C4<0>;
L_0xb97730 .functor NOT 1, v0xb8f6e0_0, C4<0>, C4<0>, C4<0>;
L_0xb977a0 .functor OR 1, L_0xb97570, L_0xb97730, C4<0>, C4<0>;
L_0xb979c0 .functor OR 1, L_0xb977a0, v0xb8f820_0, C4<0>, C4<0>;
L_0xb97a80 .functor AND 1, L_0xb97300, L_0xb979c0, C4<1>, C4<1>;
L_0xb97cb0 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb97d20 .functor OR 1, L_0xb97cb0, v0xb8f640_0, C4<0>, C4<0>;
L_0xb97f10 .functor NOT 1, v0xb8f6e0_0, C4<0>, C4<0>, C4<0>;
L_0xb97f80 .functor OR 1, L_0xb97d20, L_0xb97f10, C4<0>, C4<0>;
L_0xb97de0 .functor OR 1, L_0xb97f80, v0xb8f820_0, C4<0>, C4<0>;
L_0xb97ea0 .functor AND 1, L_0xb97a80, L_0xb97de0, C4<1>, C4<1>;
L_0xb983c0 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb98430 .functor OR 1, L_0xb983c0, v0xb8f6e0_0, C4<0>, C4<0>;
L_0xb98860 .functor NOT 1, v0xb8f820_0, C4<0>, C4<0>, C4<0>;
L_0xb98ae0 .functor OR 1, L_0xb98430, L_0xb98860, C4<0>, C4<0>;
L_0xb98d60 .functor AND 1, L_0xb97ea0, L_0xb98ae0, C4<1>, C4<1>;
L_0xb98e70 .functor NOT 1, v0xb8f5a0_0, C4<0>, C4<0>, C4<0>;
L_0xb99060 .functor OR 1, L_0xb98e70, v0xb8f640_0, C4<0>, C4<0>;
L_0xb99330 .functor OR 1, L_0xb99060, v0xb8f6e0_0, C4<0>, C4<0>;
L_0xb99580 .functor OR 1, L_0xb99330, v0xb8f820_0, C4<0>, C4<0>;
L_0xb99640 .functor AND 1, L_0xb98d60, L_0xb99580, C4<1>, C4<1>;
v0xb8ff30_0 .net *"_ivl_0", 0 0, L_0xb95540;  1 drivers
v0xb90010_0 .net *"_ivl_10", 0 0, L_0xb95c50;  1 drivers
v0xb900f0_0 .net *"_ivl_12", 0 0, L_0xb95d00;  1 drivers
v0xb901e0_0 .net *"_ivl_14", 0 0, L_0xb95dc0;  1 drivers
v0xb902c0_0 .net *"_ivl_16", 0 0, L_0xb95f20;  1 drivers
v0xb903f0_0 .net *"_ivl_18", 0 0, L_0xb960a0;  1 drivers
v0xb904d0_0 .net *"_ivl_2", 0 0, L_0xb955d0;  1 drivers
v0xb905b0_0 .net *"_ivl_20", 0 0, L_0xb961c0;  1 drivers
v0xb90690_0 .net *"_ivl_22", 0 0, L_0xb96230;  1 drivers
v0xb90800_0 .net *"_ivl_24", 0 0, L_0xb96310;  1 drivers
v0xb908e0_0 .net *"_ivl_28", 0 0, L_0xb962a0;  1 drivers
v0xb909c0_0 .net *"_ivl_30", 0 0, L_0xb96600;  1 drivers
v0xb90aa0_0 .net *"_ivl_32", 0 0, L_0xb96750;  1 drivers
v0xb90b80_0 .net *"_ivl_34", 0 0, L_0xb96810;  1 drivers
v0xb90c60_0 .net *"_ivl_36", 0 0, L_0xb96970;  1 drivers
v0xb90d40_0 .net *"_ivl_38", 0 0, L_0xb969e0;  1 drivers
v0xb90e20_0 .net *"_ivl_4", 0 0, L_0xb957c0;  1 drivers
v0xb91010_0 .net *"_ivl_40", 0 0, L_0xb96b00;  1 drivers
v0xb910f0_0 .net *"_ivl_42", 0 0, L_0xb96c10;  1 drivers
v0xb911d0_0 .net *"_ivl_44", 0 0, L_0xb96d90;  1 drivers
v0xb912b0_0 .net *"_ivl_46", 0 0, L_0xb96ea0;  1 drivers
v0xb91390_0 .net *"_ivl_48", 0 0, L_0xb96fe0;  1 drivers
v0xb91470_0 .net *"_ivl_50", 0 0, L_0xb970a0;  1 drivers
v0xb91550_0 .net *"_ivl_52", 0 0, L_0xb971f0;  1 drivers
v0xb91630_0 .net *"_ivl_54", 0 0, L_0xb97300;  1 drivers
v0xb91710_0 .net *"_ivl_56", 0 0, L_0xb97500;  1 drivers
v0xb917f0_0 .net *"_ivl_58", 0 0, L_0xb97570;  1 drivers
v0xb918d0_0 .net *"_ivl_6", 0 0, L_0xb95940;  1 drivers
v0xb919b0_0 .net *"_ivl_60", 0 0, L_0xb97730;  1 drivers
v0xb91a90_0 .net *"_ivl_62", 0 0, L_0xb977a0;  1 drivers
v0xb91b70_0 .net *"_ivl_64", 0 0, L_0xb979c0;  1 drivers
v0xb91c50_0 .net *"_ivl_66", 0 0, L_0xb97a80;  1 drivers
v0xb91d30_0 .net *"_ivl_68", 0 0, L_0xb97cb0;  1 drivers
v0xb92020_0 .net *"_ivl_70", 0 0, L_0xb97d20;  1 drivers
v0xb92100_0 .net *"_ivl_72", 0 0, L_0xb97f10;  1 drivers
v0xb921e0_0 .net *"_ivl_74", 0 0, L_0xb97f80;  1 drivers
v0xb922c0_0 .net *"_ivl_76", 0 0, L_0xb97de0;  1 drivers
v0xb923a0_0 .net *"_ivl_78", 0 0, L_0xb97ea0;  1 drivers
v0xb92480_0 .net *"_ivl_8", 0 0, L_0xb95a80;  1 drivers
v0xb92560_0 .net *"_ivl_80", 0 0, L_0xb983c0;  1 drivers
v0xb92640_0 .net *"_ivl_82", 0 0, L_0xb98430;  1 drivers
v0xb92720_0 .net *"_ivl_84", 0 0, L_0xb98860;  1 drivers
v0xb92800_0 .net *"_ivl_86", 0 0, L_0xb98ae0;  1 drivers
v0xb928e0_0 .net *"_ivl_88", 0 0, L_0xb98d60;  1 drivers
v0xb929c0_0 .net *"_ivl_90", 0 0, L_0xb98e70;  1 drivers
v0xb92aa0_0 .net *"_ivl_92", 0 0, L_0xb99060;  1 drivers
v0xb92b80_0 .net *"_ivl_94", 0 0, L_0xb99330;  1 drivers
v0xb92c60_0 .net *"_ivl_96", 0 0, L_0xb99580;  1 drivers
v0xb92d40_0 .net "a", 0 0, v0xb8f5a0_0;  alias, 1 drivers
v0xb92de0_0 .net "b", 0 0, v0xb8f640_0;  alias, 1 drivers
v0xb92ed0_0 .net "c", 0 0, v0xb8f6e0_0;  alias, 1 drivers
v0xb92fc0_0 .net "d", 0 0, v0xb8f820_0;  alias, 1 drivers
v0xb930b0_0 .net "out_pos", 0 0, L_0xb99640;  alias, 1 drivers
v0xb93170_0 .net "out_sop", 0 0, L_0xb96420;  alias, 1 drivers
S_0xb932f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb44700;
 .timescale -12 -12;
E_0xb2b9f0 .event anyedge, v0xb940e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb940e0_0;
    %nor/r;
    %assign/vec4 v0xb940e0_0, 0;
    %wait E_0xb2b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb8ea70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb8f910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb8f9b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xb8ea70;
T_4 ;
    %wait E_0xb42ee0;
    %load/vec4 v0xb8fa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb8f910_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xb8ea70;
T_5 ;
    %wait E_0xb42d80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %wait E_0xb42d80;
    %load/vec4 v0xb8f910_0;
    %store/vec4 v0xb8f9b0_0, 0, 1;
    %fork t_1, S_0xb8eda0;
    %jmp t_0;
    .scope S_0xb8eda0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xb8efe0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xb8efe0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb42d80;
    %load/vec4 v0xb8efe0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb8efe0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xb8efe0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xb8ea70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb42ee0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xb8f820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f6e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb8f640_0, 0;
    %assign/vec4 v0xb8f5a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xb8f910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xb8f9b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb44700;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb93c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb940e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb44700;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xb93c80_0;
    %inv;
    %store/vec4 v0xb93c80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb44700;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb8f780_0, v0xb94250_0, v0xb93aa0_0, v0xb93b40_0, v0xb93be0_0, v0xb93d20_0, v0xb93fa0_0, v0xb93f00_0, v0xb93e60_0, v0xb93dc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb44700;
T_9 ;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb94040_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb44700;
T_10 ;
    %wait E_0xb42ee0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb94040_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
    %load/vec4 v0xb94180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb94040_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xb93fa0_0;
    %load/vec4 v0xb93fa0_0;
    %load/vec4 v0xb93f00_0;
    %xor;
    %load/vec4 v0xb93fa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xb93e60_0;
    %load/vec4 v0xb93e60_0;
    %load/vec4 v0xb93dc0_0;
    %xor;
    %load/vec4 v0xb93e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xb94040_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb94040_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/ece241_2013_q2/iter1/response2/top_module.sv";
