
---------- Begin Simulation Statistics ----------
final_tick                               341671911500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69947                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722476                       # Number of bytes of host memory used
host_op_rate                                   129196                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1429.65                       # Real time elapsed on the host
host_tick_rate                              238989822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184705555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.341672                       # Number of seconds simulated
sim_ticks                                341671911500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184705555                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.833438                       # CPI: cycles per instruction
system.cpu.discardedOps                          4140                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       464150130                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146339                       # IPC: instructions per cycle
system.cpu.numCycles                        683343823                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                98412611     53.28%     53.28% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                1307944      0.71%     54.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84870338     45.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184705555                       # Class of committed instruction
system.cpu.tickCycles                       219193693                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2630659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5277931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2646629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          328                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5294002                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            328                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2630393                       # Transaction distribution
system.membus.trans_dist::CleanEvict              264                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2646750                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2646750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           524                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7925205                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7925205                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    675541376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               675541376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2647274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2647274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2647274                       # Request fanout histogram
system.membus.reqLayer0.occupancy         26343579000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24528635000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               612                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5276681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          204                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2646761                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2646760                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           435                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          177                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1074                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7940300                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               7941374                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        81792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677532800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              677614592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2630985                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336690304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5278358                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000068                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008235                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5278000     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    358      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5278358                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7939985000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6617343997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1087500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   44                       # number of demand (read+write) hits
system.l2.demand_hits::total                       95                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data                  44                       # number of overall hits
system.l2.overall_hits::total                      95                       # number of overall hits
system.l2.demand_misses::.cpu.inst                384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2646894                       # number of demand (read+write) misses
system.l2.demand_misses::total                2647278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               384                       # number of overall misses
system.l2.overall_misses::.cpu.data           2646894                       # number of overall misses
system.l2.overall_misses::total               2647278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34503500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 242637538500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     242672042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34503500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 242637538500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    242672042000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2646938                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2647373                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2646938                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2647373                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.882759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.882759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89852.864583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91668.778009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91668.514603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89852.864583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91668.778009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91668.514603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2630393                       # number of writebacks
system.l2.writebacks::total                   2630393                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2646891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2647275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2646891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2647275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30663500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 216168289500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 216198953000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30663500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 216168289500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 216198953000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.882759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999963                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.882759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999963                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79852.864583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81668.753832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81668.490429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79852.864583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81668.753832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81668.490429                       # average overall mshr miss latency
system.l2.replacements                        2630985                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2646288                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2646288                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2646288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2646288                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          201                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              201                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          201                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          201                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2646751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2646751                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 242622914500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  242622914500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2646761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2646761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91668.205472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91668.205472                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2646751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2646751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 216155414500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 216155414500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81668.209250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81668.209250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34503500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34503500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.882759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.882759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89852.864583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89852.864583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30663500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30663500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.882759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79852.864583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79852.864583                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                34                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14624000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.807910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.807910                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102265.734266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102265.734266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          140                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.790960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.790960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91964.285714                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91964.285714                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16240.689063                       # Cycle average of tags in use
system.l2.tags.total_refs                     5293968                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2647369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999709                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.534075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.517803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16236.637185                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.991006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991253                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7022                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8585                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44999145                       # Number of tag accesses
system.l2.tags.data_accesses                 44999145                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   5260786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5293780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000454341500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10320124                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4948270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2647274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2630393                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5294548                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5260786                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5294548                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5260786                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2646782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2646783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.103191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004211                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.064015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328787    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328788                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.036454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328730     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328788                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338851072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336690304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    991.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    985.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  341671860000                       # Total gap between requests
system.mem_ctrls.avgGap                      64739.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338801920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336688448                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 143857.303880245949                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 991600153.821833848953                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 985414477.069181084633                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          768                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5293780                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5260786                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27785000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 202974301750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 8264692112500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     36178.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38342.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1570999.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338801920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338851072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336690304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336690304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2646890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2647274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2630393                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2630393                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       143857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    991600154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        991744011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       143857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       143857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    985419909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       985419909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    985419909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       143857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    991600154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1977163920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5294548                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5260757                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       330906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       330918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       331052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       330952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       331058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       331014                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       331048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       330784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       330816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       330800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       330872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       330928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       330918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       330840                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       330878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       330764                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328744                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328625                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            103729311750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26472740000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       203002086750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19591.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38341.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4886619                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4884511                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.85                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       784173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   861.466233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   769.862192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.200418                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2074      0.26%      0.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        56051      7.15%      7.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        33533      4.28%     11.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        20488      2.61%     14.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        36701      4.68%     18.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        21215      2.71%     21.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        44463      5.67%     27.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        26326      3.36%     30.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       543322     69.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       784173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             338851072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336688448                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              991.744011                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              985.414477                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   15.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy      2798451600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1487404710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18898266240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13728720060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 26971017840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  82533780990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  61699883040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  208117524480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   609.115112                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 157538159250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  11409060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 172724692250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy      2800557900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1488531825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18904806480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13732431480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 26971017840.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  82556799300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  61680499200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  208134644025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.165217                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 157479710750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11409060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 172783140750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     32248506                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32248506                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32248506                       # number of overall hits
system.cpu.icache.overall_hits::total        32248506                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          435                       # number of overall misses
system.cpu.icache.overall_misses::total           435                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36191000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36191000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36191000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36191000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32248941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32248941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32248941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32248941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83197.701149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83197.701149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83197.701149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83197.701149                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          204                       # number of writebacks
system.cpu.icache.writebacks::total               204                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35756000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35756000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35756000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35756000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82197.701149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82197.701149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82197.701149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82197.701149                       # average overall mshr miss latency
system.cpu.icache.replacements                    204                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32248506                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32248506                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           435                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36191000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36191000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32248941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32248941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83197.701149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83197.701149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35756000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35756000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82197.701149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82197.701149                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           218.019014                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32248941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               435                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          74135.496552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   218.019014                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.851637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.851637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          231                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64498317                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64498317                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184705555                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     80802662                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         80802662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     80802687                       # number of overall hits
system.cpu.dcache.overall_hits::total        80802687                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5292376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5292376                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5292403                       # number of overall misses
system.cpu.dcache.overall_misses::total       5292403                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 502341029000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 502341029000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 502341029000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 502341029000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86095038                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86095038                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86095090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86095090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061471                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061471                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94917.864679                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94917.864679                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94917.380441                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94917.380441                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2646288                       # number of writebacks
system.cpu.dcache.writebacks::total           2646288                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2645454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2645454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2645454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2645454                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2646922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2646922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2646937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2646937                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 246606874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 246606874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 246608379000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 246608379000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030744                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030744                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 93167.412753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93167.412753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 93167.453173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93167.453173                       # average overall mshr miss latency
system.cpu.dcache.replacements                2646425                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1268836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1268836                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     15195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15195500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1269007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1269007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 88862.573099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88862.573099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13703000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85111.801242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85111.801242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79533826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79533826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5292205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5292205                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 502325833500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 502325833500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84826031                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84826031                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062389                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94918.060336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94918.060336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2645444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2645444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2646761                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2646761                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 246593171500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 246593171500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 93167.902769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93167.902769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            25                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.519231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.519231                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           15                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1504500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1504500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.288462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.288462                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100300                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019608                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019608                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.748365                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83449725                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2646937                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.526903                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.748365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999509                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174837321                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174837321                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                10718747                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10710513                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1362                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10711290                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10709898                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987004                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2669                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  6                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            45539540                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1309431                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            171691                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 341671911500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
