
---------- Begin Simulation Statistics ----------
final_tick                               1962069422877                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 428329                       # Simulator instruction rate (inst/s)
host_mem_usage                               10898972                       # Number of bytes of host memory used
host_op_rate                                   821250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4172.49                       # Real time elapsed on the host
host_tick_rate                              470239409                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1787199699                       # Number of instructions simulated
sim_ops                                    3426658799                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.962069                       # Number of seconds simulated
sim_ticks                                1962069422877                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5892100369                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5892100369                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                        179385559                       # Number of branches fetched
system.cpu1.committedInsts                  787199698                       # Number of instructions committed
system.cpu1.committedOps                   1526655747                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  192291844                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1192581                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  109684860                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        89150                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1041779727                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                       711133                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      5892100356                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                5892100356                       # Number of busy cycles
system.cpu1.num_cc_register_reads           882920019                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          503347121                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    147370156                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              14736824                       # Number of float alu accesses
system.cpu1.num_fp_insts                     14736824                       # number of float instructions
system.cpu1.num_fp_register_reads            14097146                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            8063691                       # number of times the floating registers were written
system.cpu1.num_func_calls                   19289776                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1510319568                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1510319568                       # number of integer instructions
system.cpu1.num_int_register_reads         2912195988                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1218915179                       # number of times the integer registers were written
system.cpu1.num_load_insts                  192215257                       # Number of load instructions
system.cpu1.num_mem_refs                    301832852                       # number of memory refs
system.cpu1.num_store_insts                 109617595                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             12052554      0.79%      0.79% # Class of executed instruction
system.cpu1.op_class::IntAlu               1207582315     79.10%     79.89% # Class of executed instruction
system.cpu1.op_class::IntMult                  697438      0.05%     79.94% # Class of executed instruction
system.cpu1.op_class::IntDiv                    88746      0.01%     79.94% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 801385      0.05%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   59214      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                  918106      0.06%     80.06% # Class of executed instruction
system.cpu1.op_class::SimdCmp                    2270      0.00%     80.06% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  480376      0.03%     80.09% # Class of executed instruction
system.cpu1.op_class::SimdMisc                1774778      0.12%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdMult                     84      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdShift                  1955      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                364      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.21% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt             324300      0.02%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                 94      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult             38916      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.23% # Class of executed instruction
system.cpu1.op_class::MemRead               188541280     12.35%     92.58% # Class of executed instruction
system.cpu1.op_class::MemWrite              103548986      6.78%     99.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            3673977      0.24%     99.60% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           6068609      0.40%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                1526655747                       # Class of executed instruction
system.cpu1.workload.numSyscalls                 1667                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8183039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16628710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    102480576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        11544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    204962094                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          11544                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7922253                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       818840                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7364199                       # Transaction distribution
system.membus.trans_dist::ReadExReq            523418                       # Transaction distribution
system.membus.trans_dist::ReadExResp           523418                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7922253                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25074381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25074381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25074381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    592928704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    592928704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               592928704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8445671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8445671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8445671                       # Request fanout histogram
system.membus.reqLayer4.occupancy         27304199109                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45176542541                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     37988640                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37988640                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     37988640                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37988640                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 83860.132450                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 83860.132450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 83860.132450                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 83860.132450                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37686942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37686942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37686942                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37686942                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 83194.132450                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 83194.132450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 83194.132450                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 83194.132450                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     37988640                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37988640                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 83860.132450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 83860.132450                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37686942                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37686942                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 83194.132450                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 83194.132450                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.538303                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.538303                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801833                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801833                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 704964218112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 704964218112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 704964218112                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 704964218112                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56383.510682                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56383.510682                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56383.510682                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56383.510682                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2143                       # number of writebacks
system.cpu0.dcache.writebacks::total             2143                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 696637206126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 696637206126                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 696637206126                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 696637206126                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55717.510682                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55717.510682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55717.510682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55717.510682                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 704918875500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 704918875500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56384.750105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56384.750105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 696592582128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 696592582128                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55718.750105                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55718.750105                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     45342612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     45342612                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42022.810009                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42022.810009                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     44623998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     44623998                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41356.810009                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41356.810009                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1032922739                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1032922739                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1032922739                       # number of overall hits
system.cpu1.icache.overall_hits::total     1032922739                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      8856988                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       8856988                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      8856988                       # number of overall misses
system.cpu1.icache.overall_misses::total      8856988                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 105654552687                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 105654552687                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 105654552687                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 105654552687                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1041779727                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1041779727                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1041779727                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1041779727                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.008502                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008502                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.008502                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008502                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11928.948384                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11928.948384                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11928.948384                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11928.948384                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      8856476                       # number of writebacks
system.cpu1.icache.writebacks::total          8856476                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      8856988                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      8856988                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      8856988                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      8856988                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  99755798679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  99755798679                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  99755798679                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  99755798679                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.008502                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008502                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.008502                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008502                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 11262.948384                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11262.948384                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 11262.948384                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11262.948384                       # average overall mshr miss latency
system.cpu1.icache.replacements               8856476                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1032922739                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1032922739                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      8856988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      8856988                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 105654552687                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 105654552687                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1041779727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1041779727                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.008502                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008502                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11928.948384                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11928.948384                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      8856988                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      8856988                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  99755798679                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  99755798679                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.008502                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008502                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 11262.948384                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11262.948384                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.982044                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1041779727                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          8856988                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           117.622348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.982044                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          200                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8343094804                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8343094804                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    220855648                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       220855648                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    220855648                       # number of overall hits
system.cpu1.dcache.overall_hits::total      220855648                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     81121056                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      81121056                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     81121056                       # number of overall misses
system.cpu1.dcache.overall_misses::total     81121056                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1021485895929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1021485895929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1021485895929                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1021485895929                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    301976704                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    301976704                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    301976704                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    301976704                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.268633                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.268633                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.268633                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.268633                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 12592.117833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 12592.117833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 12592.117833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 12592.117833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     57055081                       # number of writebacks
system.cpu1.dcache.writebacks::total         57055081                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     81121056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     81121056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     81121056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     81121056                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 967459273299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 967459273299                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 967459273299                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 967459273299                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.268633                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.268633                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.268633                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.268633                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11926.117842                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11926.117842                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11926.117842                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11926.117842                       # average overall mshr miss latency
system.cpu1.dcache.replacements              81121047                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    127661320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      127661320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     64630524                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     64630524                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 788671078128                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 788671078128                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    192291844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    192291844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.336106                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.336106                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 12202.764720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 12202.764720                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     64630524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     64630524                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 745627149810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 745627149810                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.336106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.336106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 11536.764731                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11536.764731                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     93194328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      93194328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     16490532                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     16490532                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 232814817801                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 232814817801                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    109684860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    109684860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.150345                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.150345                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 14118.090174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14118.090174                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     16490532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     16490532                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 221832123489                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 221832123489                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.150345                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.150345                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 13452.090174                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13452.090174                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          301976703                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         81121055                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.722544                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2496934687                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2496934687                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5124795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             8788729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            80122322                       # number of demand (read+write) hits
system.l2.demand_hits::total                 94035847                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  1                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5124795                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            8788729                       # number of overall hits
system.l2.overall_hits::.cpu1.data           80122322                       # number of overall hits
system.l2.overall_hits::total                94035847                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7378226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             68259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            998734                       # number of demand (read+write) misses
system.l2.demand_misses::total                8445671                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7378226                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            68259                       # number of overall misses
system.l2.overall_misses::.cpu1.data           998734                       # number of overall misses
system.l2.overall_misses::total               8445671                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37219743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 634441444146                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   5853507300                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  85098744738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     725430915927                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37219743                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 634441444146                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   5853507300                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  85098744738                       # number of overall miss cycles
system.l2.overall_miss_latency::total    725430915927                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         8856988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        81121056                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            102481518                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        8856988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       81121056                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           102481518                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.997792                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.590115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.007707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.012312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082412                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.997792                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.590115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.007707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.012312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082412                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82344.564159                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85988.345186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85754.366457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85206.616314                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85893.816599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82344.564159                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85988.345186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85754.366457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85206.616314                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85893.816599                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              818840                       # number of writebacks
system.l2.writebacks::total                    818840                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      7378226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        68259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       998734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8445671                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      7378226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        68259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       998734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8445671                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34134073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 584077477836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   5387565843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78281385523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 667780563275                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34134073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 584077477836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   5387565843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78281385523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 667780563275                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.590115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.007707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.012312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.590115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.007707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.012312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75517.860619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79162.318671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78928.285545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78380.615382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79067.792633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75517.860619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79162.318671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78928.285545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78380.615382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79067.792633                       # average overall mshr miss latency
system.l2.replacements                        8194322                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     57057224                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         57057224                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     57057224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     57057224                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8856516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8856516                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      8856516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8856516                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           261                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         15967537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              15968193                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         522995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              523418                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     36618678                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  44295279381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44331898059                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     16490532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16491611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.392030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.031715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.031738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86568.978723                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84695.416555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84696.930673                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          423                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       522995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         523418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     33730397                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  40725369093                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40759099490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.392030                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.031715                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.031738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 79740.891253                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77869.519007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77871.031355                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst             1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       8788729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8788730                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        68259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37219743                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   5853507300                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5890727043                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      8856988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8857441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.997792                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.007707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82344.564159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85754.366457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85731.935833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          452                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        68259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68711                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34134073                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   5387565843                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5421699916                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.997792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.007707                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007757                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75517.860619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78928.285545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78905.850824                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5124139                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     64154785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          69278924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      7377803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       475739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7853542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 634404825468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40803465357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 675208290825                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     64630524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      77132466                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.590133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.007361                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85988.311896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85768.594454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85975.002212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      7377803                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       475739                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7853542                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 584043747439                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  37556016430                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 621599763869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.590133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.007361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101819                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79162.285499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78942.479868                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79148.970473                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 259252.483448                       # Cycle average of tags in use
system.l2.tags.total_refs                   204961833                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8456466                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.237292                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     329.505987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       22.180500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    228777.097653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2246.038532                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    27877.660776                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.498694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.565126                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       227226                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                5747395098                       # Number of tag accesses
system.l2.tags.data_accesses               5747395098                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                8194322                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     472206464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       4368576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      63918976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          540522944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      4368576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4397504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     52405760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        52405760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        7378226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          68259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         998734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8445671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       818840                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             818840                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        240667562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2226514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         32577326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             275486146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2226514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2241258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26709432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26709432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26709432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       240667562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2226514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        32577326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302195578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    818833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   7378226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     68259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    993190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003466931948                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46072                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46072                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18193612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             773358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8445671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     818840                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8445671                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   818840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5544                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            263784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            264128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            264204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            264209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            263637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            264879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            263840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            263571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            263605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            263575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           263738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           264000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           263886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           264166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           263725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           263664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           263631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           263968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           262909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           263684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           263796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           263342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           262986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           263760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           263177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           263769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           263639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           263514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           263403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           263219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           264583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           264136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            25696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            25573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            25633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            25537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            25534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            25516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            25595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            25462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            25487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            25717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            25549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            25537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            25549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            25537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            25624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31            25503                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 178976141693                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28122503164                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            326610843177                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21205.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38697.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8445671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               818840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8142742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  297381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  40310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  40723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  45996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  46147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  46116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  46154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  46124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  46127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  46127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  46112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  46125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  46139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  46217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  46073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  46072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  46072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  46072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  46072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9258911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      9258911    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9258911                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     183.193154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    143.001380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1232.090883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        46071    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-270335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46072                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.771835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.758863                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5375     11.67%     11.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              374      0.81%     12.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39712     86.20%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              610      1.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46072                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              540168128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  354816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52402176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               540522944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             52405760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       275.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    275.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1962069067233                       # Total gap between requests
system.mem_ctrls.avgGap                     211783.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    472206464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      4368576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     63564160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52402176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14743.616949894982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 240667561.756097018719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2226514.489785136189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 32396488.757668577135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26707605.444032769650                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      7378226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        68259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       998734                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       818840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     15803701                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 286139886877                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2620523592                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37834629007                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 106561672415459                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34963.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38781.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38390.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37882.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 130137355.79                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         7214554423.438605                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         12736463385.983952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        11568234758.443998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       964969497.743328                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170318301921.512665                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     105380467681.339142                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     567669492187.613037                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       875852483856.016846                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        446.392199                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1676741455392                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  88201400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 197126567485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         7223569176.094518                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         12752377891.634096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        11582209846.171923                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       966587810.159322                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170318301921.512665                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     105460583102.346878                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     567614184079.713379                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       875917813827.596680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        446.425495                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1676506424508                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  88201400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 197361598369                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1962069422877                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          85989906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     57876064                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      8856516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        43942318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16491611                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16491611                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8857441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     77132466                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     26570452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    243363158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             307443611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800330496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   1133661696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8843272704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10777296448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8194322                       # Total snoops (count)
system.tol2bus.snoopTraffic                  52405760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        110675840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000104                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010212                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              110664296     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11544      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          110675840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       112150928142                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       81040297153                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        8848155580                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12529165435                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
