// Seed: 1117892525
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_2 = id_1;
  wire id_5, id_6;
  assign id_1 = 1'b0 ? 1 : 1'b0;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
endmodule
module module_2 (
    input  wand id_0,
    output tri1 id_1,
    output tri1 id_2
);
  wire id_4;
  assign id_2 = 1 == 1;
  module_0(
      id_4, id_4, id_4
  );
endmodule
