

================================================================
== Vivado HLS Report for 'load64'
================================================================
* Date:           Tue Mar 30 01:39:02 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       solution3
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.777|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   15|   15|    4|    4| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  |
+-----------------+---------+-------+---------+--------+
|DSP              |        -|      -|        -|       -|
|Expression       |        -|      0|        0|     711|
|FIFO             |        -|      -|        -|       -|
|Instance         |        -|      -|     1560|    1008|
|Memory           |        -|      -|        -|       -|
|Multiplexer      |        -|      -|        -|    1580|
|Register         |        0|      -|      824|     256|
+-----------------+---------+-------+---------+--------+
|Total            |        0|      0|     2384|    3555|
+-----------------+---------+-------+---------+--------+
|Available        |     3000|   3600|  1224000|  612000|
+-----------------+---------+-------+---------+--------+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |
+-----------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+
    |                        Instance                        |                        Module                       | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U1  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U2  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U3  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U4  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U5  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U6  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U7  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1_U8  |pqcrystals_fips202_ref_sha3_256_urem_8ns_5ns_8_12_1  |        0|      0|  195|  126|
    +--------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+
    |Total                                                   |                                                     |        0|      0| 1560| 1008|
    +--------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_1786_p2              |     *    |      0|  0|  50|           8|           9|
    |mul2_fu_1694_p2              |     *    |      0|  0|  50|           8|           9|
    |mul3_fu_1849_p2              |     *    |      0|  0|  50|           8|           9|
    |mul4_fu_1717_p2              |     *    |      0|  0|  50|           8|           9|
    |mul5_fu_1872_p2              |     *    |      0|  0|  50|           8|           9|
    |mul6_fu_1740_p2              |     *    |      0|  0|  50|           8|           9|
    |mul8_fu_1763_p2              |     *    |      0|  0|  50|           8|           9|
    |mul_fu_1671_p2               |     *    |      0|  0|  50|           9|           8|
    |grp_fu_1596_p0               |     +    |      0|  0|  15|           8|           1|
    |grp_fu_1607_p0               |     +    |      0|  0|  15|           8|           2|
    |grp_fu_1618_p0               |     +    |      0|  0|  15|           8|           2|
    |grp_fu_1629_p0               |     +    |      0|  0|  15|           8|           3|
    |grp_fu_1640_p0               |     +    |      0|  0|  15|           8|           3|
    |grp_fu_1651_p0               |     +    |      0|  0|  15|           8|           3|
    |grp_fu_1662_p0               |     +    |      0|  0|  15|           8|           3|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1160            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1281            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1367            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1459            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2003            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2006            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2009            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2012            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2015            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2018            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2021            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2024            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2027            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2030            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2033            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2036            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2039            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2042            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2045            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2062            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2065            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2068            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2071            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2074            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2077            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2080            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2083            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2086            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2089            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2092            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2095            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2098            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2101            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2104            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2107            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2124            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2127            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2130            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2133            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2136            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2139            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2142            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2145            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2148            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2151            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2154            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2157            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2160            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2163            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2166            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2169            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2186            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2189            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2192            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2195            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2198            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2201            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2204            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2207            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2210            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2213            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2216            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2219            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2222            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2225            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2228            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2231            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2248            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2251            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2254            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2257            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2260            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2263            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2266            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2269            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2272            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2275            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2278            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2281            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2284            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2287            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2290            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2293            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2310            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2313            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2316            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2319            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2322            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2325            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2328            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2331            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2334            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2337            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2340            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2343            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2346            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2349            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2352            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2355            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_2372            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 711|         224|         192|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter0                     |   9|          2|    1|          2|
    |ap_phi_mux_x_load_6_phi_phi_fu_1481_p32     |  85|         17|    8|        136|
    |ap_phi_mux_x_load_7_phi_phi_fu_1520_p32     |  85|         17|    8|        136|
    |ap_phi_reg_pp0_iter3_x_load_0_phi_reg_1252  |  85|         17|    8|        136|
    |ap_phi_reg_pp0_iter3_x_load_1_phi_reg_1290  |  85|         17|    8|        136|
    |ap_phi_reg_pp0_iter3_x_load_2_phi_reg_1328  |  85|         17|    8|        136|
    |ap_phi_reg_pp0_iter3_x_load_3_phi_reg_1366  |  85|         17|    8|        136|
    |ap_phi_reg_pp0_iter3_x_load_4_phi_reg_1404  |  85|         17|    8|        136|
    |ap_phi_reg_pp0_iter3_x_load_5_phi_reg_1441  |  85|         17|    8|        136|
    |x_0_address0                                |  27|          5|    4|         20|
    |x_0_address1                                |  27|          5|    4|         20|
    |x_10_address0                               |  27|          5|    4|         20|
    |x_10_address1                               |  27|          5|    4|         20|
    |x_11_address0                               |  27|          5|    4|         20|
    |x_11_address1                               |  27|          5|    4|         20|
    |x_12_address0                               |  27|          5|    4|         20|
    |x_12_address1                               |  27|          5|    4|         20|
    |x_13_address0                               |  27|          5|    4|         20|
    |x_13_address1                               |  27|          5|    4|         20|
    |x_14_address0                               |  27|          5|    4|         20|
    |x_14_address1                               |  27|          5|    4|         20|
    |x_15_address0                               |  27|          5|    3|         15|
    |x_15_address1                               |  27|          5|    3|         15|
    |x_1_address0                                |  27|          5|    4|         20|
    |x_1_address1                                |  27|          5|    4|         20|
    |x_2_address0                                |  27|          5|    4|         20|
    |x_2_address1                                |  27|          5|    4|         20|
    |x_3_address0                                |  27|          5|    4|         20|
    |x_3_address1                                |  27|          5|    4|         20|
    |x_4_address0                                |  27|          5|    4|         20|
    |x_4_address1                                |  27|          5|    4|         20|
    |x_5_address0                                |  27|          5|    4|         20|
    |x_5_address1                                |  27|          5|    4|         20|
    |x_6_address0                                |  27|          5|    4|         20|
    |x_6_address1                                |  27|          5|    4|         20|
    |x_7_address0                                |  27|          5|    4|         20|
    |x_7_address1                                |  27|          5|    4|         20|
    |x_8_address0                                |  27|          5|    4|         20|
    |x_8_address1                                |  27|          5|    4|         20|
    |x_9_address0                                |  27|          5|    4|         20|
    |x_9_address1                                |  27|          5|    4|         20|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |1580|        303|  192|       1725|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_x_load_0_phi_reg_1252  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_x_load_1_phi_reg_1290  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_x_load_2_phi_reg_1328  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_x_load_3_phi_reg_1366  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_x_load_4_phi_reg_1404  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_x_load_5_phi_reg_1441  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_x_load_0_phi_reg_1252  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_x_load_1_phi_reg_1290  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_x_load_2_phi_reg_1328  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_x_load_3_phi_reg_1366  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_x_load_4_phi_reg_1404  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_x_load_5_phi_reg_1441  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_x_load_0_phi_reg_1252  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_x_load_1_phi_reg_1290  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_x_load_2_phi_reg_1328  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_x_load_3_phi_reg_1366  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_x_load_4_phi_reg_1404  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_x_load_5_phi_reg_1441  |   8|   0|    8|          0|
    |arrayNo1_reg_2562                           |   8|   0|    8|          0|
    |arrayNo2_reg_2566                           |   8|   0|    8|          0|
    |arrayNo3_reg_2570                           |   8|   0|    8|          0|
    |arrayNo4_reg_2574                           |   8|   0|    8|          0|
    |arrayNo5_reg_2578                           |   8|   0|    8|          0|
    |arrayNo6_reg_2582                           |   8|   0|    8|          0|
    |arrayNo7_reg_2746                           |   8|   0|    8|          0|
    |arrayNo_reg_2750                            |   8|   0|    8|          0|
    |sum_1_reg_2520                              |   8|   0|    8|          0|
    |sum_2_reg_2526                              |   8|   0|    8|          0|
    |sum_3_reg_2532                              |   8|   0|    8|          0|
    |sum_4_reg_2538                              |   8|   0|    8|          0|
    |sum_5_reg_2544                              |   8|   0|    8|          0|
    |sum_6_reg_2550                              |   8|   0|    8|          0|
    |sum_7_reg_2556                              |   8|   0|    8|          0|
    |tmp_reg_2508                                |   8|   0|    8|          0|
    |x_load_0_phi_reg_1252                       |   8|   0|    8|          0|
    |x_load_1_phi_reg_1290                       |   8|   0|    8|          0|
    |x_load_2_phi_reg_1328                       |   8|   0|    8|          0|
    |x_load_3_phi_reg_1366                       |   8|   0|    8|          0|
    |sum_1_reg_2520                              |  64|  32|    8|          0|
    |sum_2_reg_2526                              |  64|  32|    8|          0|
    |sum_3_reg_2532                              |  64|  32|    8|          0|
    |sum_4_reg_2538                              |  64|  32|    8|          0|
    |sum_5_reg_2544                              |  64|  32|    8|          0|
    |sum_6_reg_2550                              |  64|  32|    8|          0|
    |sum_7_reg_2556                              |  64|  32|    8|          0|
    |tmp_reg_2508                                |  64|  32|    8|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 824| 256|  376|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    load64    | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    load64    | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    load64    | return value |
|ap_done        | out |    1| ap_ctrl_hs |    load64    | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    load64    | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    load64    | return value |
|ap_ce          |  in |    1| ap_ctrl_hs |    load64    | return value |
|ap_return      | out |   64| ap_ctrl_hs |    load64    | return value |
|x_0_address0   | out |    4|  ap_memory |      x_0     |     array    |
|x_0_ce0        | out |    1|  ap_memory |      x_0     |     array    |
|x_0_q0         |  in |    8|  ap_memory |      x_0     |     array    |
|x_0_address1   | out |    4|  ap_memory |      x_0     |     array    |
|x_0_ce1        | out |    1|  ap_memory |      x_0     |     array    |
|x_0_q1         |  in |    8|  ap_memory |      x_0     |     array    |
|x_1_address0   | out |    4|  ap_memory |      x_1     |     array    |
|x_1_ce0        | out |    1|  ap_memory |      x_1     |     array    |
|x_1_q0         |  in |    1|  ap_memory |      x_1     |     array    |
|x_1_address1   | out |    4|  ap_memory |      x_1     |     array    |
|x_1_ce1        | out |    1|  ap_memory |      x_1     |     array    |
|x_1_q1         |  in |    1|  ap_memory |      x_1     |     array    |
|x_2_address0   | out |    4|  ap_memory |      x_2     |     array    |
|x_2_ce0        | out |    1|  ap_memory |      x_2     |     array    |
|x_2_q0         |  in |    1|  ap_memory |      x_2     |     array    |
|x_2_address1   | out |    4|  ap_memory |      x_2     |     array    |
|x_2_ce1        | out |    1|  ap_memory |      x_2     |     array    |
|x_2_q1         |  in |    1|  ap_memory |      x_2     |     array    |
|x_3_address0   | out |    4|  ap_memory |      x_3     |     array    |
|x_3_ce0        | out |    1|  ap_memory |      x_3     |     array    |
|x_3_q0         |  in |    1|  ap_memory |      x_3     |     array    |
|x_3_address1   | out |    4|  ap_memory |      x_3     |     array    |
|x_3_ce1        | out |    1|  ap_memory |      x_3     |     array    |
|x_3_q1         |  in |    1|  ap_memory |      x_3     |     array    |
|x_4_address0   | out |    4|  ap_memory |      x_4     |     array    |
|x_4_ce0        | out |    1|  ap_memory |      x_4     |     array    |
|x_4_q0         |  in |    1|  ap_memory |      x_4     |     array    |
|x_4_address1   | out |    4|  ap_memory |      x_4     |     array    |
|x_4_ce1        | out |    1|  ap_memory |      x_4     |     array    |
|x_4_q1         |  in |    1|  ap_memory |      x_4     |     array    |
|x_5_address0   | out |    4|  ap_memory |      x_5     |     array    |
|x_5_ce0        | out |    1|  ap_memory |      x_5     |     array    |
|x_5_q0         |  in |    1|  ap_memory |      x_5     |     array    |
|x_5_address1   | out |    4|  ap_memory |      x_5     |     array    |
|x_5_ce1        | out |    1|  ap_memory |      x_5     |     array    |
|x_5_q1         |  in |    1|  ap_memory |      x_5     |     array    |
|x_6_address0   | out |    4|  ap_memory |      x_6     |     array    |
|x_6_ce0        | out |    1|  ap_memory |      x_6     |     array    |
|x_6_q0         |  in |    1|  ap_memory |      x_6     |     array    |
|x_6_address1   | out |    4|  ap_memory |      x_6     |     array    |
|x_6_ce1        | out |    1|  ap_memory |      x_6     |     array    |
|x_6_q1         |  in |    1|  ap_memory |      x_6     |     array    |
|x_7_address0   | out |    4|  ap_memory |      x_7     |     array    |
|x_7_ce0        | out |    1|  ap_memory |      x_7     |     array    |
|x_7_q0         |  in |    1|  ap_memory |      x_7     |     array    |
|x_7_address1   | out |    4|  ap_memory |      x_7     |     array    |
|x_7_ce1        | out |    1|  ap_memory |      x_7     |     array    |
|x_7_q1         |  in |    1|  ap_memory |      x_7     |     array    |
|x_8_address0   | out |    4|  ap_memory |      x_8     |     array    |
|x_8_ce0        | out |    1|  ap_memory |      x_8     |     array    |
|x_8_q0         |  in |    1|  ap_memory |      x_8     |     array    |
|x_8_address1   | out |    4|  ap_memory |      x_8     |     array    |
|x_8_ce1        | out |    1|  ap_memory |      x_8     |     array    |
|x_8_q1         |  in |    1|  ap_memory |      x_8     |     array    |
|x_9_address0   | out |    4|  ap_memory |      x_9     |     array    |
|x_9_ce0        | out |    1|  ap_memory |      x_9     |     array    |
|x_9_q0         |  in |    1|  ap_memory |      x_9     |     array    |
|x_9_address1   | out |    4|  ap_memory |      x_9     |     array    |
|x_9_ce1        | out |    1|  ap_memory |      x_9     |     array    |
|x_9_q1         |  in |    1|  ap_memory |      x_9     |     array    |
|x_10_address0  | out |    4|  ap_memory |     x_10     |     array    |
|x_10_ce0       | out |    1|  ap_memory |     x_10     |     array    |
|x_10_q0        |  in |    8|  ap_memory |     x_10     |     array    |
|x_10_address1  | out |    4|  ap_memory |     x_10     |     array    |
|x_10_ce1       | out |    1|  ap_memory |     x_10     |     array    |
|x_10_q1        |  in |    8|  ap_memory |     x_10     |     array    |
|x_11_address0  | out |    4|  ap_memory |     x_11     |     array    |
|x_11_ce0       | out |    1|  ap_memory |     x_11     |     array    |
|x_11_q0        |  in |    1|  ap_memory |     x_11     |     array    |
|x_11_address1  | out |    4|  ap_memory |     x_11     |     array    |
|x_11_ce1       | out |    1|  ap_memory |     x_11     |     array    |
|x_11_q1        |  in |    1|  ap_memory |     x_11     |     array    |
|x_12_address0  | out |    4|  ap_memory |     x_12     |     array    |
|x_12_ce0       | out |    1|  ap_memory |     x_12     |     array    |
|x_12_q0        |  in |    1|  ap_memory |     x_12     |     array    |
|x_12_address1  | out |    4|  ap_memory |     x_12     |     array    |
|x_12_ce1       | out |    1|  ap_memory |     x_12     |     array    |
|x_12_q1        |  in |    1|  ap_memory |     x_12     |     array    |
|x_13_address0  | out |    4|  ap_memory |     x_13     |     array    |
|x_13_ce0       | out |    1|  ap_memory |     x_13     |     array    |
|x_13_q0        |  in |    1|  ap_memory |     x_13     |     array    |
|x_13_address1  | out |    4|  ap_memory |     x_13     |     array    |
|x_13_ce1       | out |    1|  ap_memory |     x_13     |     array    |
|x_13_q1        |  in |    1|  ap_memory |     x_13     |     array    |
|x_14_address0  | out |    4|  ap_memory |     x_14     |     array    |
|x_14_ce0       | out |    1|  ap_memory |     x_14     |     array    |
|x_14_q0        |  in |    1|  ap_memory |     x_14     |     array    |
|x_14_address1  | out |    4|  ap_memory |     x_14     |     array    |
|x_14_ce1       | out |    1|  ap_memory |     x_14     |     array    |
|x_14_q1        |  in |    1|  ap_memory |     x_14     |     array    |
|x_15_address0  | out |    3|  ap_memory |     x_15     |     array    |
|x_15_ce0       | out |    1|  ap_memory |     x_15     |     array    |
|x_15_q0        |  in |    1|  ap_memory |     x_15     |     array    |
|x_15_address1  | out |    3|  ap_memory |     x_15     |     array    |
|x_15_ce1       | out |    1|  ap_memory |     x_15     |     array    |
|x_15_q1        |  in |    1|  ap_memory |     x_15     |     array    |
|x_offset       |  in |    9|   ap_none  |   x_offset   |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

