<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 19 18:55:16 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            1199 items scored, 753 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.152ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_65__i3  (from clk +)
   Destination:    FD1P3JX    PD             char__i2  (to clk +)

   Delay:                  10.006ns  (30.9% logic, 69.1% route), 7 logic levels.

 Constraint Details:

     10.006ns data_path count_65__i3 to char__i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.152ns

 Path Details: count_65__i3 to char__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_65__i3 (from clk)
Route         2   e 1.002                                  count[3]
LUT4        ---     0.448              A to Z              i4_2_lut
Route         1   e 0.788                                  n26
LUT4        ---     0.448              C to Z              i18_4_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route        10   e 1.340                                  step_7__N_55
LUT4        ---     0.448              A to Z              i1_4_lut
Route         7   e 1.255                                  clk_enable_5
LUT4        ---     0.448              B to Z              i1_2_lut
Route         2   e 0.954                                  n730
                  --------
                   10.006  (30.9% logic, 69.1% route), 7 logic levels.


Error:  The following path violates requirements by 5.152ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_65__i3  (from clk +)
   Destination:    FD1P3IX    CD             char__i4  (to clk +)

   Delay:                  10.006ns  (30.9% logic, 69.1% route), 7 logic levels.

 Constraint Details:

     10.006ns data_path count_65__i3 to char__i4 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.152ns

 Path Details: count_65__i3 to char__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_65__i3 (from clk)
Route         2   e 1.002                                  count[3]
LUT4        ---     0.448              A to Z              i4_2_lut
Route         1   e 0.788                                  n26
LUT4        ---     0.448              C to Z              i18_4_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route        10   e 1.340                                  step_7__N_55
LUT4        ---     0.448              A to Z              i1_4_lut
Route         7   e 1.255                                  clk_enable_5
LUT4        ---     0.448              B to Z              i1_2_lut
Route         2   e 0.954                                  n730
                  --------
                   10.006  (30.9% logic, 69.1% route), 7 logic levels.


Error:  The following path violates requirements by 5.152ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count_65__i4  (from clk +)
   Destination:    FD1P3JX    PD             char__i2  (to clk +)

   Delay:                  10.006ns  (30.9% logic, 69.1% route), 7 logic levels.

 Constraint Details:

     10.006ns data_path count_65__i4 to char__i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 5.152ns

 Path Details: count_65__i4 to char__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_65__i4 (from clk)
Route         2   e 1.002                                  count[4]
LUT4        ---     0.448              C to Z              i14_4_lut
Route         1   e 0.788                                  n36
LUT4        ---     0.448              B to Z              i18_4_lut
Route         1   e 0.788                                  n40
LUT4        ---     0.448              B to Z              i20_4_lut
Route         1   e 0.788                                  n42
LUT4        ---     0.448              B to Z              i21_4_lut
Route        10   e 1.340                                  step_7__N_55
LUT4        ---     0.448              A to Z              i1_4_lut
Route         7   e 1.255                                  clk_enable_5
LUT4        ---     0.448              B to Z              i1_2_lut
Route         2   e 0.954                                  n730
                  --------
                   10.006  (30.9% logic, 69.1% route), 7 logic levels.

Warning: 10.152 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    10.152 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n479                                    |       8|     464|     61.62%
                                        |        |        |
step_7__N_55                            |      10|     448|     59.50%
                                        |        |        |
n42                                     |       1|     320|     42.50%
                                        |        |        |
n10_adj_1                               |       1|     192|     25.50%
                                        |        |        |
n40                                     |       1|     192|     25.50%
                                        |        |        |
clk_enable_5                            |       7|     188|     24.97%
                                        |        |        |
n761                                    |       1|     120|     15.94%
                                        |        |        |
n762                                    |       1|     120|     15.94%
                                        |        |        |
n8                                      |       1|      96|     12.75%
                                        |        |        |
n34                                     |       1|      96|     12.75%
                                        |        |        |
n36                                     |       1|      96|     12.75%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 753  Score: 1677123

Constraints cover  1199 paths, 96 nets, and 197 connections (86.8% coverage)


Peak memory: 201920512 bytes, TRCE: 163840 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
