
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h2 style="text-decoration: underline">Overall Coverage: 94%</h2>
<h3> <a href=chk162.html>hw/ip/prim/rtl/prim_diff_decode.sv</a>  Coverage: 26%</h3>

<h3> <a href=chk19.html>hw/vendor/lowrisc_ibex/rtl/ibex_pmp.sv</a>  Coverage: 39%</h3>

<h3> <a href=chk127.html>hw/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv</a>  Coverage: 40%</h3>

<h3> <a href=chk125.html>hw/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv</a>  Coverage: 50%</h3>

<h3> <a href=chk1.html>hw/ip/alert_handler/rtl/alert_handler.sv</a>  Coverage: 57%</h3>

<h3> <a href=chk177.html>hw/ip/prim/abstract/prim_pad_wrapper.sv</a>  Coverage: 57%</h3>

<h3> <a href=chk102.html>hw/ip/prim/rtl/prim_ram_2p_async_adv.sv</a>  Coverage: 59%</h3>

<h3> <a href=chk58.html>hw/ip/prim/abstract/prim_clock_mux2.sv</a>  Coverage: 60%</h3>

<h3> <a href=chk70.html>hw/ip/prim/abstract/prim_rom.sv</a>  Coverage: 63%</h3>

<h3> <a href=chk118.html>hw/ip/prim/abstract/prim_ram_2p.sv</a>  Coverage: 63%</h3>

<h3> <a href=chk169.html>hw/ip/prim/abstract/prim_clock_gating.sv</a>  Coverage: 63%</h3>

<h3> <a href=chk106.html>hw/ip/prim/rtl/prim_ram_2p_adv.sv</a>  Coverage: 64%</h3>

<h3> <a href=chk146.html>hw/ip/aes/rtl/aes_sbox.sv</a>  Coverage: 66%</h3>

<h3> <a href=chk114.html>hw/ip/prim/rtl/prim_subreg.sv</a>  Coverage: 72%</h3>

<h3> <a href=chk104.html>hw/ip/prim/rtl/prim_arbiter_tree.sv</a>  Coverage: 73%</h3>

<h3> <a href=chk109.html>hw/ip/prim/rtl/prim_clock_inverter.sv</a>  Coverage: 73%</h3>

<h3> <a href=chk9.html>hw/vendor/lowrisc_ibex/rtl/ibex_ex_block.sv</a>  Coverage: 74%</h3>

<h3> <a href=chk95.html>hw/ip/prim/rtl/prim_arbiter_ppc.sv</a>  Coverage: 78%</h3>

<h3> <a href=chk129.html>hw/top_earlgrey/rtl/clkgen_xil7series.sv</a>  Coverage: 78%</h3>

<h3> <a href=chk116.html>hw/ip/prim/rtl/prim_sram_arbiter.sv</a>  Coverage: 79%</h3>

<h3> <a href=chk134.html>hw/ip/prim/rtl/prim_pkg.sv</a>  Coverage: 79%</h3>

<h3> <a href=chk117.html>hw/ip/prim/rtl/prim_alert_receiver.sv</a>  Coverage: 81%</h3>

<h3> <a href=chk2.html>hw/ip/alert_handler/rtl/alert_handler_class.sv</a>  Coverage: 83%</h3>

<h3> <a href=chk21.html>hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv</a>  Coverage: 83%</h3>

<h3> <a href=chk26.html>hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv</a>  Coverage: 83%</h3>

<h3> <a href=chk30.html>hw/ip/tlul/rtl/tlul_assert.sv</a>  Coverage: 85%</h3>

<h3> <a href=chk41.html>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic_reg_pkg.sv</a>  Coverage: 85%</h3>

<h3> <a href=chk53.html>hw/ip/rv_timer/rtl/rv_timer_reg_pkg.sv</a>  Coverage: 85%</h3>

<h3> <a href=chk96.html>hw/ip/prim/rtl/prim_esc_sender.sv</a>  Coverage: 86%</h3>

<h3> <a href=chk167.html>hw/ip/tlul/rtl/tlul_socket_m1.sv</a>  Coverage: 86%</h3>

<h3> <a href=chk6.html>hw/ip/alert_handler/rtl/alert_handler_reg_wrap.sv</a>  Coverage: 87%</h3>

<h3> <a href=chk132.html>hw/ip/rv_plic/rtl/rv_plic_target.sv</a>  Coverage: 87%</h3>

<h3> <a href=chk165.html>hw/ip/gpio/rtl/gpio_reg_pkg.sv</a>  Coverage: 87%</h3>

<h3> <a href=chk38.html>hw/top_earlgrey/ip/alert_handler/rtl/autogen/alert_handler_reg_pkg.sv</a>  Coverage: 89%</h3>

<h3> <a href=chk112.html>hw/ip/prim/rtl/prim_fifo_sync.sv</a>  Coverage: 89%</h3>

<h3> <a href=chk33.html>hw/ip/flash_ctrl/rtl/flash_ctrl_pkg.sv</a>  Coverage: 90%</h3>

<h3> <a href=chk157.html>hw/ip/hmac/rtl/hmac_pkg.sv</a>  Coverage: 90%</h3>

<h3> <a href=chk8.html>hw/ip/alert_handler/rtl/alert_pkg.sv</a>  Coverage: 91%</h3>

<h3> <a href=chk14.html>hw/vendor/lowrisc_ibex/rtl/ibex_core.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk56.html>hw/ip/nmi_gen/rtl/nmi_gen_reg_pkg.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk57.html>hw/ip/nmi_gen/rtl/nmi_gen.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk140.html>hw/ip/aes/rtl/aes_reg_pkg.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk147.html>hw/ip/aes/rtl/aes_sub_bytes.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk153.html>hw/ip/hmac/rtl/hmac_reg_pkg.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk166.html>hw/ip/tlul/rtl/tlul_pkg.sv</a>  Coverage: 92%</h3>

<h3> <a href=chk32.html>hw/ip/tlul/rtl/tlul_assert_multiple.sv</a>  Coverage: 93%</h3>

<h3> <a href=chk75.html>hw/vendor/pulp_riscv_dbg/src/dmi_cdc.sv</a>  Coverage: 93%</h3>

<h3> <a href=chk135.html>hw/ip/prim/abstract/prim_ram_1p.sv</a>  Coverage: 93%</h3>

<h3> <a href=chk168.html>hw/ip/prim_xilinx/rtl/prim_xilinx_pad_wrapper.sv</a>  Coverage: 93%</h3>

<h3> <a href=chk171.html>hw/ip/spi_device/rtl/spi_device_reg_pkg.sv</a>  Coverage: 93%</h3>

<h3> <a href=chk42.html>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic_reg_top.sv</a>  Coverage: 94%</h3>

<h3> <a href=chk68.html>hw/ip/flash_ctrl/rtl/flash_ctrl_reg_pkg.sv</a>  Coverage: 94%</h3>

<h3> <a href=chk82.html>hw/ip/usbdev/rtl/usbdev_reg_top.sv</a>  Coverage: 94%</h3>

<h3> <a href=chk123.html>hw/ip/uart/rtl/uart_reg_pkg.sv</a>  Coverage: 94%</h3>

<h3> <a href=chk124.html>hw/ip/uart/rtl/uart_reg_top.sv</a>  Coverage: 94%</h3>

<h3> <a href=chk154.html>hw/ip/hmac/rtl/hmac_reg_top.sv</a>  Coverage: 94%</h3>

<h3> <a href=chk5.html>hw/ip/alert_handler/rtl/alert_handler_esc_timer.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk7.html>hw/ip/alert_handler/rtl/alert_handler_accu.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk37.html>hw/ip/prim_generic/rtl/prim_generic_pad_wrapper.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk39.html>hw/top_earlgrey/ip/alert_handler/rtl/autogen/alert_handler_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk43.html>hw/top_earlgrey/ip/pinmux/rtl/autogen/pinmux_reg_pkg.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk44.html>hw/top_earlgrey/ip/pinmux/rtl/autogen/pinmux_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk52.html>hw/ip/rv_timer/rtl/rv_timer_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk55.html>hw/ip/nmi_gen/rtl/nmi_gen_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk65.html>hw/ip/flash_ctrl/rtl/flash_ctrl_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk81.html>hw/ip/usbdev/rtl/usbdev_reg_pkg.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk138.html>hw/ip/aes/rtl/aes_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk164.html>hw/ip/gpio/rtl/gpio_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk170.html>hw/ip/spi_device/rtl/spi_device_reg_top.sv</a>  Coverage: 95%</h3>

<h3> <a href=chk4.html>hw/ip/pinmux/rtl/pinmux.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk34.html>hw/ip/tlul/rtl/tlul_adapter_sram.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk47.html>hw/top_earlgrey/ip/xbar_main/rtl/autogen/xbar_main.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk51.html>hw/ip/rv_timer/rtl/timer_core.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk73.html>hw/vendor/pulp_riscv_dbg/src/dm_pkg.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk76.html>hw/vendor/pulp_riscv_dbg/src/dm_sba.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk100.html>hw/ip/prim/rtl/prim_lfsr.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk111.html>hw/ip/prim/rtl/prim_alert_sender.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk126.html>hw/ip/prim/abstract/prim_flash.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk137.html>hw/ip/aes/rtl/aes.sv</a>  Coverage: 96%</h3>

<h3> <a href=chk54.html>hw/ip/rv_timer/rtl/rv_timer.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk60.html>hw/ip/rv_dm/rtl/rv_dm.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk63.html>hw/ip/flash_ctrl/rtl/flash_phy.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk64.html>hw/ip/flash_ctrl/rtl/flash_ctrl.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk85.html>hw/ip/usbdev/rtl/usbdev_iomux.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk97.html>hw/ip/prim/rtl/prim_packer.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk110.html>hw/ip/prim/rtl/prim_esc_receiver.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk172.html>hw/ip/spi_device/rtl/spi_device_pkg.sv</a>  Coverage: 97%</h3>

<h3> <a href=chk3.html>hw/ip/alert_handler/rtl/alert_handler_ping_timer.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk12.html>hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk28.html>hw/ip/tlul/rtl/tlul_socket_1n.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk40.html>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk45.html>hw/top_earlgrey/ip/xbar_peri/rtl/autogen/xbar_peri.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk72.html>hw/vendor/pulp_riscv_dbg/src/dm_mem.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk74.html>hw/vendor/pulp_riscv_dbg/src/dmi_jtag.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk77.html>hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk78.html>hw/vendor/pulp_riscv_dbg/src/dmi_jtag_tap.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk84.html>hw/ip/usbdev/rtl/usbdev.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk89.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_nb_pe.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk136.html>hw/ip/rv_core_ibex/rtl/rv_core_ibex.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk152.html>hw/ip/hmac/rtl/hmac.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk156.html>hw/ip/hmac/rtl/sha2.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk174.html>hw/ip/spi_device/rtl/spi_device.sv</a>  Coverage: 98%</h3>

<h3> <a href=chk16.html>hw/vendor/lowrisc_ibex/rtl/ibex_prefetch_buffer.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk22.html>hw/vendor/lowrisc_ibex/rtl/ibex_pkg.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk23.html>hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk49.html>hw/top_earlgrey/rtl/autogen/top_earlgrey.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk86.html>hw/ip/usbdev/rtl/usbdev_usbif.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk120.html>hw/ip/uart/rtl/uart_core.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk130.html>hw/top_earlgrey/rtl/top_earlgrey_nexysvideo.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk131.html>hw/ip/prim_generic/rtl/prim_generic_flash.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk139.html>hw/ip/aes/rtl/aes_key_expand.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk148.html>hw/ip/aes/rtl/aes_core.sv</a>  Coverage: 99%</h3>

<h3> <a href=chk10.html>hw/vendor/lowrisc_ibex/rtl/ibex_compressed_decoder.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk11.html>hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_fast.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk13.html>hw/vendor/lowrisc_ibex/rtl/ibex_register_file_ff.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk15.html>hw/vendor/lowrisc_ibex/rtl/ibex_load_store_unit.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk17.html>hw/vendor/lowrisc_ibex/rtl/ibex_alu.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk18.html>hw/vendor/lowrisc_ibex/rtl/ibex_if_stage.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk20.html>hw/vendor/lowrisc_ibex/rtl/ibex_fetch_fifo.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk24.html>hw/vendor/lowrisc_ibex/rtl/ibex_multdiv_slow.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk25.html>hw/vendor/lowrisc_ibex/rtl/ibex_controller.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk27.html>hw/ip/tlul/rtl/tlul_adapter_reg.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk29.html>hw/ip/tlul/rtl/tlul_err_resp.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk31.html>hw/ip/tlul/rtl/tlul_fifo_async.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk35.html>hw/ip/tlul/rtl/tlul_err.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk36.html>hw/ip/tlul/rtl/tlul_fifo_sync.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk46.html>hw/top_earlgrey/ip/xbar_peri/rtl/autogen/tl_peri_pkg.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk48.html>hw/top_earlgrey/ip/xbar_main/rtl/autogen/tl_main_pkg.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk50.html>hw/top_earlgrey/rtl/padctl.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk59.html>hw/ip/rv_dm/rtl/tlul_adapter_host.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk61.html>hw/top_earlgrey/rtl/top_pkg.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk62.html>hw/ip/flash_ctrl/rtl/flash_mp.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk66.html>hw/ip/flash_ctrl/rtl/flash_prog_ctrl.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk67.html>hw/ip/flash_ctrl/rtl/flash_erase_ctrl.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk69.html>hw/ip/flash_ctrl/rtl/flash_rd_ctrl.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk71.html>hw/ip/prim_xilinx/rtl/prim_xilinx_ram_2p.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk79.html>hw/vendor/pulp_riscv_dbg/debug_rom/debug_rom.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk80.html>hw/ip/usbdev/rtl/usbdev_flop_2syncpulse.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk83.html>hw/ip/usbdev/rtl/usbdev_linkstate.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk87.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_tx_mux.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk88.html>hw/ip/usb_fs_nb_pe/rtl/usb_consts_pkg.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk90.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_rx.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk91.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_nb_out_pe.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk92.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_nb_in_pe.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk93.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_tx.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk94.html>hw/ip/prim_generic/rtl/prim_generic_rom.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk98.html>hw/ip/prim/rtl/prim_flop_2sync.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk99.html>hw/ip/prim/rtl/prim_filter.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk101.html>hw/ip/prim/rtl/prim_fifo_async.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk103.html>hw/ip/prim/rtl/prim_secded_39_32_enc.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk105.html>hw/ip/prim/rtl/prim_secded_39_32_dec.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk107.html>hw/ip/prim/rtl/prim_intr_hw.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk108.html>hw/ip/prim/rtl/prim_subreg_ext.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk113.html>hw/ip/prim/rtl/prim_pulse_sync.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk115.html>hw/ip/prim/rtl/prim_filter_ctr.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk119.html>hw/ip/uart/rtl/uart_rx.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk121.html>hw/ip/uart/rtl/uart.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk122.html>hw/ip/uart/rtl/uart_tx.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk128.html>hw/ip/tlul/rtl/sram2tlul.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk133.html>hw/ip/rv_plic/rtl/rv_plic_gateway.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk141.html>hw/ip/aes/rtl/aes_sbox_lut.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk142.html>hw/ip/aes/rtl/aes_mix_columns.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk143.html>hw/ip/aes/rtl/aes_shift_rows.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk144.html>hw/ip/aes/rtl/aes_sbox_canright.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk145.html>hw/ip/aes/rtl/aes_mix_single_column.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk149.html>hw/ip/aes/rtl/aes_control.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk150.html>hw/ip/aes/rtl/aes_pkg.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk151.html>hw/ip/prim_generic/rtl/prim_generic_ram_1p.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk155.html>hw/ip/hmac/rtl/sha2_pad.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk158.html>hw/ip/hmac/rtl/hmac_core.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk159.html>hw/ip/prim_generic/rtl/prim_generic_clock_gating.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk160.html>hw/ip/prim_generic/rtl/prim_generic_ram_2p.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk161.html>hw/ip/prim_xilinx/rtl/prim_xilinx_rom.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk163.html>hw/ip/gpio/rtl/gpio.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk173.html>hw/ip/spi_device/rtl/spi_fwmode.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk175.html>hw/ip/spi_device/rtl/spi_fwm_txf_ctrl.sv</a>  Coverage: 100%</h3>

<h3> <a href=chk176.html>hw/ip/spi_device/rtl/spi_fwm_rxf_ctrl.sv</a>  Coverage: 100%</h3>

<h2 style="text-decoration: underline">All Uncovered: </h2>
<h3> <a href=chk1.html>hw/ip/alert_handler/rtl/alert_handler.sv</a>  Coverage: 57%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id98>  for (genvar k = 0 ; k < NAlerts ; k++) begin : gen_alerts</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id99>    prim_alert_receiver #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id100>      .AsyncOn(AsyncOn[k])</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id101>    ) i_alert_receiver (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id102>      .clk_i                              ,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id103>      .rst_ni                             ,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id104>      .ping_en_i    ( alert_ping_en[k]   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id105>      .ping_ok_o    ( alert_ping_ok[k]   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id106>      .integ_fail_o ( alert_integfail[k] ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id107>      .alert_o      ( alert_trig[k]      ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id108>      .alert_rx_o   ( alert_rx_o[k]      ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id109>      .alert_tx_i   ( alert_tx_i[k]      )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id138>  for (genvar k = 0; k < N_CLASSES; k++) begin : gen_classes</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id139>    alert_handler_accu i_accu (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id140>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id141>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id142>      .class_en_i   ( reg2hw_wrap.class_en[k]           ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id143>      .clr_i        ( reg2hw_wrap.class_clr[k]          ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id144>      .class_trig_i ( hw2reg_wrap.class_trig[k]         ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id145>      .thresh_i     ( reg2hw_wrap.class_accum_thresh[k] ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id146>      .accu_cnt_o   ( hw2reg_wrap.class_accum_cnt[k]    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id147>      .accu_trig_o  ( class_accum_trig[k]               )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id150>    alert_handler_esc_timer i_esc_timer (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id151>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id152>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id153>      .en_i             ( reg2hw_wrap.class_en[k]          ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id155>      .clr_i            ( reg2hw_wrap.class_clr[k]         ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id157>      .timeout_en_i     ( irq[k]                           ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id158>      .accum_trig_i     ( class_accum_trig[k]              ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id159>      .timeout_cyc_i    ( reg2hw_wrap.class_timeout_cyc[k] ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id160>      .esc_en_i         ( reg2hw_wrap.class_esc_en[k]      ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id161>      .esc_map_i        ( reg2hw_wrap.class_esc_map[k]     ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id162>      .phase_cyc_i      ( reg2hw_wrap.class_phase_cyc[k]   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id163>      .esc_trig_o       ( hw2reg_wrap.class_esc_trig[k]    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id164>      .esc_cnt_o        ( hw2reg_wrap.class_esc_cnt[k]     ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id165>      .esc_state_o      ( hw2reg_wrap.class_esc_state[k]   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id166>      .esc_sig_en_o     ( class_esc_sig_en[k]              )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id178>  for (genvar k = 0; k < N_ESC_SEV; k++) begin : gen_esc_sev</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id179>    for (genvar j = 0; j < N_CLASSES; j++) begin : gen_transp</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id180>      assign esc_sig_en_trsp[k][j] = class_esc_sig_en[j][k];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id183>    assign esc_sig_en[k] = |esc_sig_en_trsp[k];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id185>    prim_esc_sender i_esc_sender (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id186>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id187>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id188>      .ping_en_i    ( esc_ping_en[k]   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id189>      .ping_ok_o    ( esc_ping_ok[k]   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id190>      .integ_fail_o ( esc_integfail[k] ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id191>      .esc_en_i     ( esc_sig_en[k]    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id192>      .esc_rx_i     ( esc_rx_i[k]      ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk1.html#id193>      .esc_tx_o     ( esc_tx_o[k]      )</a></pre>
<h3> <a href=chk2.html>hw/ip/alert_handler/rtl/alert_handler_class.sv</a>  Coverage: 83%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk2.html#id44>  for (genvar k = 0; k < N_CLASSES; k++) begin : gen_classifier</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk2.html#id45>    assign class_trig_o[k] = (|{ alert_cause_o     & class_masks[k],</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk2.html#id46>                                 loc_alert_cause_o & loc_class_masks[k] });</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk2.html#id49>endmodule : alert_handler_class</a></pre>
<h3> <a href=chk3.html>hw/ip/alert_handler/rtl/alert_handler_ping_timer.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk3.html#id76>  ) i_prim_lfsr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk3.html#id243></a></pre>
<h3> <a href=chk4.html>hw/ip/pinmux/rtl/pinmux.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk4.html#id82></a></pre>
<h3> <a href=chk5.html>hw/ip/alert_handler/rtl/alert_handler_esc_timer.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk5.html#id28>  input        [N_ESC_SEV-1:0]</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk5.html#id30>  input        [N_PHASES-1:0]</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk5.html#id189>  for (genvar k = 0; k < N_ESC_SEV; k++) begin : gen_phase_map</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk5.html#id191>    assign esc_map_oh[k] = N_ESC_SEV'(esc_en_i[k]) << esc_map_i[k];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk5.html#id193>    assign esc_sig_en_o[k] = |(esc_map_oh[k] & phase_oh);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk5.html#id254>endmodule : alert_handler_esc_timer</a></pre>
<h3> <a href=chk6.html>hw/ip/alert_handler/rtl/alert_handler_reg_wrap.sv</a>  Coverage: 87%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id48>    ) i_irq_classa (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id61>    ) i_irq_classb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id74>    ) i_irq_classc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id87>    ) i_irq_classd (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id104>  for (genvar k = 0; k < NAlerts; k++) begin : gen_alert_cause</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id105>    assign hw2reg.alert_cause[k].d  = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id106>    assign hw2reg.alert_cause[k].de = reg2hw.alert_cause[k].q |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id107>                                      hw2reg_wrap.alert_cause[k];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id112>  for (genvar k = 0; k < N_LOC_ALERT; k++) begin : gen_loc_alert_cause</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id113>    assign hw2reg.loc_alert_cause[k].d  = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id114>    assign hw2reg.loc_alert_cause[k].de = reg2hw.loc_alert_cause[k].q |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id115>                                          hw2reg_wrap.loc_alert_cause[k];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id159>  for (genvar k = 0; k < NAlerts; k++) begin : gen_alert_en_class</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id160>    assign reg2hw_wrap.alert_en[k]    = reg2hw.alert_en[k].q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id161>    assign reg2hw_wrap.alert_class[k] = reg2hw.alert_class[k].q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id165>  for (genvar k = 0; k < N_LOC_ALERT; k++) begin : gen_loc_alert_en_class</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id166>    assign reg2hw_wrap.loc_alert_en[k]    = reg2hw.loc_alert_en[k].q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id167>    assign reg2hw_wrap.loc_alert_class[k] = reg2hw.loc_alert_class[k].q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id272>  for (genvar k = 0; k < NAlerts; k++) begin : gen_alert_cause_dump</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id273>    assign crashdump_o.alert_cause[k]  = reg2hw.alert_cause[k].q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id277>  for (genvar k = 0; k < N_LOC_ALERT; k++) begin : gen_loc_alert_cause_dump</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id278>    assign crashdump_o.loc_alert_cause[k]  = reg2hw.loc_alert_cause[k].q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk6.html#id285>endmodule : alert_handler_reg_wrap</a></pre>
<h3> <a href=chk7.html>hw/ip/alert_handler/rtl/alert_handler_accu.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk7.html#id54></a></pre>
<h3> <a href=chk8.html>hw/ip/alert_handler/rtl/alert_pkg.sv</a>  Coverage: 91%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk8.html#id42>  } alert_crashdump_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk8.html#id55>  } hw2reg_wrap_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk8.html#id74>  } reg2hw_wrap_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk8.html#id76>endpackage : alert_pkg</a></pre>
<h3> <a href=chk9.html>hw/vendor/lowrisc_ibex/rtl/ibex_ex_block.sv</a>  Coverage: 74%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id58>  end else begin : gen_multdiv_no_m</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id59>    assign multdiv_en_sel = 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id60>    assign multdiv_en     = 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id91>  if (MultiplierImplementation == "slow") begin : gen_multdiv_slow</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id92>    ibex_multdiv_slow multdiv_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id93>        .clk_i              ( clk_i                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id94>        .rst_ni             ( rst_ni                ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id95>        .mult_en_i          ( mult_en_i             ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id96>        .div_en_i           ( div_en_i              ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id97>        .operator_i         ( multdiv_operator_i    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id98>        .signed_mode_i      ( multdiv_signed_mode_i ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id99>        .op_a_i             ( multdiv_operand_a_i   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id100>        .op_b_i             ( multdiv_operand_b_i   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id101>        .alu_adder_ext_i    ( alu_adder_result_ext  ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id102>        .alu_adder_i        ( alu_adder_result_ex_o ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id103>        .equal_to_zero      ( alu_is_equal_result   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id104>        .valid_o            ( multdiv_valid         ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id105>        .alu_operand_a_o    ( multdiv_alu_operand_a ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id106>        .alu_operand_b_o    ( multdiv_alu_operand_b ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id107>        .multdiv_result_o   ( multdiv_result        )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk9.html#id109>  end else if (MultiplierImplementation == "fast") begin : gen_multdiv_fast</a></pre>
<h3> <a href=chk12.html>hw/vendor/lowrisc_ibex/rtl/ibex_decoder.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk12.html#id128>    assign illegal_reg_rv32e = ((regfile_raddr_a_o[4] & (alu_op_a_mux_sel_o == OP_A_REG_A)) |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk12.html#id129>                                (regfile_raddr_b_o[4] & (alu_op_b_mux_sel_o == OP_B_REG_B)) |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk12.html#id130>                                (regfile_waddr_o[4]   & regfile_we));</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk12.html#id131>  end else begin : gen_rv32e_reg_check_inactive</a></pre>
<h3> <a href=chk14.html>hw/vendor/lowrisc_ibex/rtl/ibex_core.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id301>  ) if_stage_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id361>  ) id_stage_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id486>  ) ex_block_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id581>  ) cs_registers_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id659>  if (PMPEnable) begin : g_pmp</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id660>    logic [33:0] pmp_req_addr [PMP_NUM_CHAN];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id661>    pmp_req_e    pmp_req_type [PMP_NUM_CHAN];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id662>    priv_lvl_e   pmp_priv_lvl [PMP_NUM_CHAN];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id664>    assign pmp_req_addr[PMP_I] = {2'b00,instr_addr_o[31:0]};</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id665>    assign pmp_req_type[PMP_I] = PMP_ACC_EXEC;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id666>    assign pmp_priv_lvl[PMP_I] = priv_mode_if;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id667>    assign pmp_req_addr[PMP_D] = {2'b00,data_addr_o[31:0]};</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id668>    assign pmp_req_type[PMP_D] = data_we_o ? PMP_ACC_WRITE : PMP_ACC_READ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id669>    assign pmp_priv_lvl[PMP_D] = priv_mode_lsu;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id671>    ibex_pmp #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id672>        .PMPGranularity        ( PMPGranularity ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id673>        .PMPNumChan            ( PMP_NUM_CHAN   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id674>        .PMPNumRegions         ( PMPNumRegions  )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id675>    ) pmp_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id676>        .clk_i                 ( clk            ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id677>        .rst_ni                ( rst_ni         ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id679>        .csr_pmp_cfg_i         ( csr_pmp_cfg    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id680>        .csr_pmp_addr_i        ( csr_pmp_addr   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id681>        .priv_mode_i           ( pmp_priv_lvl   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id683>        .pmp_req_addr_i        ( pmp_req_addr   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id684>        .pmp_req_type_i        ( pmp_req_type   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id685>        .pmp_req_err_o         ( pmp_req_err    )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id689>    priv_lvl_e unused_priv_lvl_if, unused_priv_lvl_ls;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id690>    logic [33:0] unused_csr_pmp_addr [PMPNumRegions];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk14.html#id691>    pmp_cfg_t    unused_csr_pmp_cfg  [PMPNumRegions];</a></pre>
<h3> <a href=chk16.html>hw/vendor/lowrisc_ibex/rtl/ibex_prefetch_buffer.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk16.html#id84>  ) fifo_i (</a></pre>
<h3> <a href=chk19.html>hw/vendor/lowrisc_ibex/rtl/ibex_pmp.sv</a>  Coverage: 39%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id48>  for (genvar r = 0; r < PMPNumRegions; r++) begin : g_addr_exp</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id50>    if (r == 0) begin : g_entry0</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id51>      assign region_start_addr[r] = (csr_pmp_cfg_i[r].mode == PMP_MODE_TOR) ? 34'h000000000 :</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id52>                                                                              csr_pmp_addr_i[r];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id53>    end else begin : g_oth</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id54>      assign region_start_addr[r] = (csr_pmp_cfg_i[r].mode == PMP_MODE_TOR) ? csr_pmp_addr_i[r-1] :</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id55>                                                                              csr_pmp_addr_i[r];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id58>    for (genvar b = PMPGranularity+2; b < 34; b++) begin : g_bitmask</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id59>      if (b == PMPGranularity+2) begin : g_bit0</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id61>        assign region_addr_mask[r][b] = (csr_pmp_cfg_i[r].mode != PMP_MODE_NAPOT);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id62>      end else begin : g_others</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id68>        assign region_addr_mask[r][b] = (csr_pmp_cfg_i[r].mode != PMP_MODE_NAPOT) |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id69>                                        ~&csr_pmp_addr_i[r][b-1:PMPGranularity+2];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id74>  for (genvar c = 0; c < PMPNumChan; c++) begin : g_access_check</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id75>    for (genvar r = 0; r < PMPNumRegions; r++) begin : g_regions</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id77>      assign region_match_low[c][r]     = (pmp_req_addr_i[c][33:PMPGranularity+2] >=</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id79>                                           (region_start_addr[r][33:PMPGranularity+2] &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id80>                                            region_addr_mask[r]));</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id81>      assign region_match_high[c][r]    = (pmp_req_addr_i[c][33:PMPGranularity+2] <=</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id82>                                           csr_pmp_addr_i[r][33:PMPGranularity+2]);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id83>      assign region_match_both[c][r]    = region_match_low[c][r] & region_match_high[c][r] &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id84>                                          (csr_pmp_cfg_i[r].mode != PMP_MODE_OFF);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id86>      assign region_perm_check[c][r] =</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id87>          ((pmp_req_type_i[c] == PMP_ACC_EXEC)  & csr_pmp_cfg_i[r].exec) |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id88>          ((pmp_req_type_i[c] == PMP_ACC_WRITE) & csr_pmp_cfg_i[r].write) |</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id89>          ((pmp_req_type_i[c] == PMP_ACC_READ)  & csr_pmp_cfg_i[r].read);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id91>      assign machine_access_fault[c][r] = region_match_both[c][r] & csr_pmp_cfg_i[r].lock &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id92>                                          ~region_perm_check[c][r];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id94>      assign user_access_allowed[c][r]  = region_match_both[c][r] & region_perm_check[c][r];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id96>    assign access_fault[c] = (priv_mode_i[c] == PRIV_LVL_M) ? |machine_access_fault[c] :</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id97>                                                              ~|user_access_allowed[c];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk19.html#id99>    assign pmp_req_err_o[c] = access_fault[c];</a></pre>
<h3> <a href=chk21.html>hw/vendor/lowrisc_ibex/rtl/ibex_cs_registers.sv</a>  Coverage: 83%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id127>  } Status_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id132>  } StatusStk_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id141>  } Interrupts_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id159>  } Dcsr_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id716>  if (PMPEnable) begin : g_pmp_registers</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id717>    pmp_cfg_t                    pmp_cfg         [PMPNumRegions];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id718>    pmp_cfg_t                    pmp_cfg_wdata   [PMPNumRegions];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id719>    logic [31:0]                 pmp_addr        [PMPNumRegions];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id720>    logic [PMPNumRegions-1:0]    pmp_cfg_we;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id721>    logic [PMPNumRegions-1:0]    pmp_addr_we;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id724>    for (genvar i = 0; i < PMP_MAX_REGIONS; i++) begin : g_exp_rd_data</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id725>      if (i < PMPNumRegions) begin : g_implemented_regions</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id727>        assign pmp_cfg_rdata[i] = {pmp_cfg[i].lock, 2'b00, pmp_cfg[i].mode,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id728>                                   pmp_cfg[i].exec, pmp_cfg[i].write, pmp_cfg[i].read};</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id732>        if (PMPGranularity == 0) begin : g_pmp_g0</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id734>          assign pmp_addr_rdata[i] = pmp_addr[i];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id736>        end else if (PMPGranularity == 1) begin : g_pmp_g1</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id738>          always_comb begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id739>            pmp_addr_rdata[i] = pmp_addr[i];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id740>            if ((pmp_cfg[i].mode == PMP_MODE_OFF) || (pmp_cfg[i].mode == PMP_MODE_TOR)) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id741>              pmp_addr_rdata[i][PMPGranularity-1:0] = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id745>        end else begin : g_pmp_g2</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id747>          always_comb begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id748>            pmp_addr_rdata[i] = pmp_addr[i];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id749>            if ((pmp_cfg[i].mode == PMP_MODE_OFF) || (pmp_cfg[i].mode == PMP_MODE_TOR)) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id751>              pmp_addr_rdata[i][PMPGranularity-1:0] = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id752>            end else if (pmp_cfg[i].mode == PMP_MODE_NAPOT) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id754>              pmp_addr_rdata[i][PMPGranularity-2:0] = '1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id759>      end else begin : g_other_regions</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id761>        assign pmp_cfg_rdata[i]  = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id762>        assign pmp_addr_rdata[i] = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id767>    for (genvar i = 0; i < PMPNumRegions; i++) begin : g_pmp_csrs</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id771>      assign pmp_cfg_we[i] = csr_we_int & ~pmp_cfg[i].lock &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id772>                             (csr_addr == (CSR_OFF_PMP_CFG + (i[11:0] >> 2)));</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id775>      assign pmp_cfg_wdata[i].lock  = csr_wdata_int[(i%4)*PMP_CFG_W+7];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id777>      always_comb begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id778>        unique case (csr_wdata_int[(i%4)*PMP_CFG_W+3+:2])</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id779>          2'b00   : pmp_cfg_wdata[i].mode = PMP_MODE_OFF;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id780>          2'b01   : pmp_cfg_wdata[i].mode = PMP_MODE_TOR;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id781>          2'b10   : pmp_cfg_wdata[i].mode = (PMPGranularity == 0) ? PMP_MODE_NA4:</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id782>                                                                    PMP_MODE_OFF;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id783>          2'b11   : pmp_cfg_wdata[i].mode = PMP_MODE_NAPOT;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id784>          default : pmp_cfg_wdata[i].mode = PMP_MODE_OFF;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id787>      assign pmp_cfg_wdata[i].exec  = csr_wdata_int[(i%4)*PMP_CFG_W+2];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id789>      assign pmp_cfg_wdata[i].write = &csr_wdata_int[(i%4)*PMP_CFG_W+:2];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id790>      assign pmp_cfg_wdata[i].read  = csr_wdata_int[(i%4)*PMP_CFG_W];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id792>      always_ff @(posedge clk_i or negedge rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id793>        if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id794>          pmp_cfg[i] <= pmp_cfg_t'('b0);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id795>        end else if (pmp_cfg_we[i]) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id796>          pmp_cfg[i] <= pmp_cfg_wdata[i];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id803>      if (i < PMPNumRegions - 1) begin : g_lower</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id804>        assign pmp_addr_we[i] = csr_we_int & ~pmp_cfg[i].lock &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id805>                                (pmp_cfg[i+1].mode != PMP_MODE_TOR) &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id806>                                (csr_addr == (CSR_OFF_PMP_ADDR + i[11:0]));</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id807>      end else begin : g_upper</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id808>        assign pmp_addr_we[i] = csr_we_int & ~pmp_cfg[i].lock &</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id809>                                (csr_addr == (CSR_OFF_PMP_ADDR + i[11:0]));</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id812>      always_ff @(posedge clk_i or negedge rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id813>        if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id814>          pmp_addr[i] <= 'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id815>        end else if (pmp_addr_we[i]) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id816>          pmp_addr[i] <= csr_wdata_int;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id819>      assign csr_pmp_cfg_o[i]  = pmp_cfg[i];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id820>      assign csr_pmp_addr_o[i] = {pmp_addr[i],2'b00};</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id933>      end else begin : g_mhpmcounter_full</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id934>        assign mhpmcounter[i] = mhpmcounter_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id943>  end else begin : g_mcountinhibit_full</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id944>    assign mcountinhibit = mcountinhibit_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id959>  if (DbgTriggerEn) begin : gen_trigger_regs</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id961>    logic        tmatch_control_d, tmatch_control_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id962>    logic [31:0] tmatch_value_d, tmatch_value_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id964>    logic tmatch_control_we;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id965>    logic tmatch_value_we;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id968>    assign tmatch_control_we = csr_we_int & debug_mode_i & (csr_addr_i == CSR_TDATA1);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id969>    assign tmatch_value_we   = csr_we_int & debug_mode_i & (csr_addr_i == CSR_TDATA2);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id972>    assign tmatch_control_d = tmatch_control_we ? csr_wdata_int[2] :</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id973>                                                  tmatch_control_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id975>    assign tmatch_value_d   = csr_wdata_int[31:0];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id978>    always_ff @(posedge clk_i or negedge rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id979>      if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id980>        tmatch_control_q <= 'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id981>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id982>        tmatch_control_q <= tmatch_control_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id986>    always_ff @(posedge clk_i or negedge rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id987>      if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id988>        tmatch_value_q <= 'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id989>      end else if (tmatch_value_we) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id990>        tmatch_value_q <= tmatch_value_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id996>    assign tselect_rdata = 'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id998>    assign tmatch_control_rdata = {4'h2,              // type    : address/data match</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id999>                                   1'b1,              // dmode   : access from D mode only</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1000>                                   6'h00,             // maskmax : exact match only</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1001>                                   1'b0,              // hit     : not supported</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1002>                                   1'b0,              // select  : address match only</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1003>                                   1'b0,              // timing  : match before execution</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1004>                                   2'b00,             // sizelo  : match any access</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1005>                                   4'h1,              // action  : enter debug mode</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1006>                                   1'b0,              // chain   : not supported</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1007>                                   4'h0,              // match   : simple match</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1008>                                   1'b1,              // m       : match in m-mode</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1009>                                   1'b0,              // 0       : zero</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1010>                                   1'b0,              // s       : not supported</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1011>                                   1'b1,              // u       : match in u-mode</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1012>                                   tmatch_control_q,  // execute : match instruction address</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1013>                                   1'b0,              // store   : not supported</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1014>                                   1'b0};             // load    : not supported</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1016>    assign tmatch_value_rdata = tmatch_value_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk21.html#id1020>    assign trigger_match_o = tmatch_control_q & (pc_if_i[31:0] == tmatch_value_q[31:0]);</a></pre>
<h3> <a href=chk22.html>hw/vendor/lowrisc_ibex/rtl/ibex_pkg.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk22.html#id218>} pmp_cfg_t;</a></pre>
<h3> <a href=chk23.html>hw/vendor/lowrisc_ibex/rtl/ibex_id_stage.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk23.html#id319>  ) decoder_i (</a></pre>
<h3> <a href=chk26.html>hw/ip/prim_generic/rtl/prim_generic_clock_mux2.sv</a>  Coverage: 83%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk26.html#id21></a></pre>
<h3> <a href=chk28.html>hw/ip/tlul/rtl/tlul_socket_1n.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk28.html#id78>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk28.html#id187>      .clk_i,</a></pre>
<h3> <a href=chk30.html>hw/ip/tlul/rtl/tlul_assert.sv</a>  Coverage: 85%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk30.html#id209>  // assemble properties and check //</a></pre>
<h3> <a href=chk32.html>hw/ip/tlul/rtl/tlul_assert_multiple.sv</a>  Coverage: 93%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk32.html#id23>    ) tlul_assert (</a></pre>
<h3> <a href=chk33.html>hw/ip/flash_ctrl/rtl/flash_ctrl_pkg.sv</a>  Coverage: 90%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk33.html#id41>  } flash_c2m_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk33.html#id50>  } flash_m2c_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk33.html#id52>endpackage : flash_ctrl_pkg</a></pre>
<h3> <a href=chk34.html>hw/ip/tlul/rtl/tlul_adapter_sram.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk34.html#id55>  } req_t ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk34.html#id60>  } rsp_t ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk34.html#id198>  assign reqfifo_rready = d_ack ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk34.html#id228>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk34.html#id251>    .clk_i,</a></pre>
<h3> <a href=chk37.html>hw/ip/prim_generic/rtl/prim_generic_pad_wrapper.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk37.html#id51></a></pre>
<h3> <a href=chk38.html>hw/top_earlgrey/ip/alert_handler/rtl/autogen/alert_handler_reg_pkg.sv</a>  Coverage: 89%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id39>  } alert_handler_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id54>  } alert_handler_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id73>  } alert_handler_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id77>  } alert_handler_reg2hw_regen_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id81>  } alert_handler_reg2hw_ping_timeout_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id85>  } alert_handler_reg2hw_alert_en_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id89>  } alert_handler_reg2hw_alert_class_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id93>  } alert_handler_reg2hw_alert_cause_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id97>  } alert_handler_reg2hw_loc_alert_en_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id101>  } alert_handler_reg2hw_loc_alert_class_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id105>  } alert_handler_reg2hw_loc_alert_cause_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id138>  } alert_handler_reg2hw_classa_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id143>  } alert_handler_reg2hw_classa_clr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id147>  } alert_handler_reg2hw_classa_accum_thresh_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id151>  } alert_handler_reg2hw_classa_timeout_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id155>  } alert_handler_reg2hw_classa_phase0_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id159>  } alert_handler_reg2hw_classa_phase1_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id163>  } alert_handler_reg2hw_classa_phase2_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id167>  } alert_handler_reg2hw_classa_phase3_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id200>  } alert_handler_reg2hw_classb_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id205>  } alert_handler_reg2hw_classb_clr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id209>  } alert_handler_reg2hw_classb_accum_thresh_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id213>  } alert_handler_reg2hw_classb_timeout_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id217>  } alert_handler_reg2hw_classb_phase0_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id221>  } alert_handler_reg2hw_classb_phase1_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id225>  } alert_handler_reg2hw_classb_phase2_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id229>  } alert_handler_reg2hw_classb_phase3_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id262>  } alert_handler_reg2hw_classc_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id267>  } alert_handler_reg2hw_classc_clr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id271>  } alert_handler_reg2hw_classc_accum_thresh_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id275>  } alert_handler_reg2hw_classc_timeout_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id279>  } alert_handler_reg2hw_classc_phase0_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id283>  } alert_handler_reg2hw_classc_phase1_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id287>  } alert_handler_reg2hw_classc_phase2_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id291>  } alert_handler_reg2hw_classc_phase3_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id324>  } alert_handler_reg2hw_classd_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id329>  } alert_handler_reg2hw_classd_clr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id333>  } alert_handler_reg2hw_classd_accum_thresh_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id337>  } alert_handler_reg2hw_classd_timeout_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id341>  } alert_handler_reg2hw_classd_phase0_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id345>  } alert_handler_reg2hw_classd_phase1_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id349>  } alert_handler_reg2hw_classd_phase2_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id353>  } alert_handler_reg2hw_classd_phase3_cyc_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id373>  } alert_handler_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id378>  } alert_handler_hw2reg_alert_cause_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id383>  } alert_handler_hw2reg_loc_alert_cause_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id388>  } alert_handler_hw2reg_classa_clren_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id392>  } alert_handler_hw2reg_classa_accum_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id396>  } alert_handler_hw2reg_classa_esc_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id400>  } alert_handler_hw2reg_classa_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id405>  } alert_handler_hw2reg_classb_clren_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id409>  } alert_handler_hw2reg_classb_accum_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id413>  } alert_handler_hw2reg_classb_esc_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id417>  } alert_handler_hw2reg_classb_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id422>  } alert_handler_hw2reg_classc_clren_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id426>  } alert_handler_hw2reg_classc_accum_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id430>  } alert_handler_hw2reg_classc_esc_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id434>  } alert_handler_hw2reg_classc_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id439>  } alert_handler_hw2reg_classd_clren_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id443>  } alert_handler_hw2reg_classd_accum_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id447>  } alert_handler_hw2reg_classd_esc_cnt_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id451>  } alert_handler_hw2reg_classd_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id501>  } alert_handler_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk38.html#id526>  } alert_handler_hw2reg_t;</a></pre>
<h3> <a href=chk39.html>hw/top_earlgrey/ip/alert_handler/rtl/autogen/alert_handler_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id400>  ) u_intr_state_classa (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id426>  ) u_intr_state_classb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id452>  ) u_intr_state_classc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id478>  ) u_intr_state_classd (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id506>  ) u_intr_enable_classa (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id532>  ) u_intr_enable_classb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id558>  ) u_intr_enable_classc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id584>  ) u_intr_enable_classd (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id610>  ) u_intr_test_classa (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id625>  ) u_intr_test_classb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id640>  ) u_intr_test_classc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id655>  ) u_intr_test_classd (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id673>  ) u_regen (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id700>  ) u_ping_timeout_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id729>  ) u_alert_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id758>  ) u_alert_class (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id787>  ) u_alert_cause (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id817>  ) u_loc_alert_en_en_la0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id843>  ) u_loc_alert_en_en_la1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id869>  ) u_loc_alert_en_en_la2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id895>  ) u_loc_alert_en_en_la3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id926>  ) u_loc_alert_class_class_la0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id952>  ) u_loc_alert_class_class_la1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id978>  ) u_loc_alert_class_class_la2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1004>  ) u_loc_alert_class_class_la3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1035>  ) u_loc_alert_cause_la0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1061>  ) u_loc_alert_cause_la1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1087>  ) u_loc_alert_cause_la2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1113>  ) u_loc_alert_cause_la3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1142>  ) u_classa_ctrl_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1168>  ) u_classa_ctrl_lock (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1194>  ) u_classa_ctrl_en_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1220>  ) u_classa_ctrl_en_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1246>  ) u_classa_ctrl_en_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1272>  ) u_classa_ctrl_en_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1298>  ) u_classa_ctrl_map_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1324>  ) u_classa_ctrl_map_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1350>  ) u_classa_ctrl_map_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1376>  ) u_classa_ctrl_map_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1403>  ) u_classa_clren (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1430>  ) u_classa_clr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1454>  ) u_classa_accum_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1472>  ) u_classa_accum_thresh (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1499>  ) u_classa_timeout_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1526>  ) u_classa_phase0_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1553>  ) u_classa_phase1_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1580>  ) u_classa_phase2_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1607>  ) u_classa_phase3_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1632>  ) u_classa_esc_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1648>  ) u_classa_state (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1667>  ) u_classb_ctrl_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1693>  ) u_classb_ctrl_lock (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1719>  ) u_classb_ctrl_en_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1745>  ) u_classb_ctrl_en_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1771>  ) u_classb_ctrl_en_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1797>  ) u_classb_ctrl_en_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1823>  ) u_classb_ctrl_map_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1849>  ) u_classb_ctrl_map_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1875>  ) u_classb_ctrl_map_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1901>  ) u_classb_ctrl_map_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1928>  ) u_classb_clren (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1955>  ) u_classb_clr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1979>  ) u_classb_accum_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id1997>  ) u_classb_accum_thresh (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2024>  ) u_classb_timeout_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2051>  ) u_classb_phase0_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2078>  ) u_classb_phase1_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2105>  ) u_classb_phase2_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2132>  ) u_classb_phase3_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2157>  ) u_classb_esc_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2173>  ) u_classb_state (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2192>  ) u_classc_ctrl_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2218>  ) u_classc_ctrl_lock (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2244>  ) u_classc_ctrl_en_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2270>  ) u_classc_ctrl_en_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2296>  ) u_classc_ctrl_en_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2322>  ) u_classc_ctrl_en_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2348>  ) u_classc_ctrl_map_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2374>  ) u_classc_ctrl_map_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2400>  ) u_classc_ctrl_map_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2426>  ) u_classc_ctrl_map_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2453>  ) u_classc_clren (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2480>  ) u_classc_clr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2504>  ) u_classc_accum_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2522>  ) u_classc_accum_thresh (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2549>  ) u_classc_timeout_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2576>  ) u_classc_phase0_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2603>  ) u_classc_phase1_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2630>  ) u_classc_phase2_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2657>  ) u_classc_phase3_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2682>  ) u_classc_esc_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2698>  ) u_classc_state (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2717>  ) u_classd_ctrl_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2743>  ) u_classd_ctrl_lock (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2769>  ) u_classd_ctrl_en_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2795>  ) u_classd_ctrl_en_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2821>  ) u_classd_ctrl_en_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2847>  ) u_classd_ctrl_en_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2873>  ) u_classd_ctrl_map_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2899>  ) u_classd_ctrl_map_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2925>  ) u_classd_ctrl_map_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2951>  ) u_classd_ctrl_map_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id2978>  ) u_classd_clren (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3005>  ) u_classd_clr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3029>  ) u_classd_accum_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3047>  ) u_classd_accum_thresh (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3074>  ) u_classd_timeout_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3101>  ) u_classd_phase0_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3128>  ) u_classd_phase1_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3155>  ) u_classd_phase2_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3182>  ) u_classd_phase3_cyc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3207>  ) u_classd_esc_cnt (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk39.html#id3223>  ) u_classd_state (</a></pre>
<h3> <a href=chk40.html>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk40.html#id210>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk40.html#id230>      .clk_i,</a></pre>
<h3> <a href=chk41.html>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic_reg_pkg.sv</a>  Coverage: 85%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id18>  } rv_plic_reg2hw_le_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id22>  } rv_plic_reg2hw_prio0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id26>  } rv_plic_reg2hw_prio1_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id30>  } rv_plic_reg2hw_prio2_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id34>  } rv_plic_reg2hw_prio3_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id38>  } rv_plic_reg2hw_prio4_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id42>  } rv_plic_reg2hw_prio5_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id46>  } rv_plic_reg2hw_prio6_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id50>  } rv_plic_reg2hw_prio7_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id54>  } rv_plic_reg2hw_prio8_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id58>  } rv_plic_reg2hw_prio9_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id62>  } rv_plic_reg2hw_prio10_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id66>  } rv_plic_reg2hw_prio11_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id70>  } rv_plic_reg2hw_prio12_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id74>  } rv_plic_reg2hw_prio13_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id78>  } rv_plic_reg2hw_prio14_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id82>  } rv_plic_reg2hw_prio15_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id86>  } rv_plic_reg2hw_prio16_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id90>  } rv_plic_reg2hw_prio17_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id94>  } rv_plic_reg2hw_prio18_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id98>  } rv_plic_reg2hw_prio19_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id102>  } rv_plic_reg2hw_prio20_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id106>  } rv_plic_reg2hw_prio21_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id110>  } rv_plic_reg2hw_prio22_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id114>  } rv_plic_reg2hw_prio23_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id118>  } rv_plic_reg2hw_prio24_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id122>  } rv_plic_reg2hw_prio25_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id126>  } rv_plic_reg2hw_prio26_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id130>  } rv_plic_reg2hw_prio27_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id134>  } rv_plic_reg2hw_prio28_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id138>  } rv_plic_reg2hw_prio29_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id142>  } rv_plic_reg2hw_prio30_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id146>  } rv_plic_reg2hw_prio31_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id150>  } rv_plic_reg2hw_prio32_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id154>  } rv_plic_reg2hw_prio33_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id158>  } rv_plic_reg2hw_prio34_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id162>  } rv_plic_reg2hw_prio35_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id166>  } rv_plic_reg2hw_prio36_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id170>  } rv_plic_reg2hw_prio37_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id174>  } rv_plic_reg2hw_prio38_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id178>  } rv_plic_reg2hw_prio39_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id182>  } rv_plic_reg2hw_prio40_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id186>  } rv_plic_reg2hw_prio41_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id190>  } rv_plic_reg2hw_prio42_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id194>  } rv_plic_reg2hw_prio43_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id198>  } rv_plic_reg2hw_prio44_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id202>  } rv_plic_reg2hw_prio45_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id206>  } rv_plic_reg2hw_prio46_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id210>  } rv_plic_reg2hw_prio47_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id214>  } rv_plic_reg2hw_prio48_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id218>  } rv_plic_reg2hw_prio49_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id222>  } rv_plic_reg2hw_prio50_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id226>  } rv_plic_reg2hw_prio51_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id230>  } rv_plic_reg2hw_prio52_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id234>  } rv_plic_reg2hw_prio53_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id238>  } rv_plic_reg2hw_prio54_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id242>  } rv_plic_reg2hw_prio55_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id246>  } rv_plic_reg2hw_prio56_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id250>  } rv_plic_reg2hw_prio57_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id254>  } rv_plic_reg2hw_prio58_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id258>  } rv_plic_reg2hw_prio59_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id262>  } rv_plic_reg2hw_prio60_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id266>  } rv_plic_reg2hw_prio61_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id270>  } rv_plic_reg2hw_prio62_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id274>  } rv_plic_reg2hw_ie0_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id278>  } rv_plic_reg2hw_threshold0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id284>  } rv_plic_reg2hw_cc0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id288>  } rv_plic_reg2hw_msip0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id294>  } rv_plic_hw2reg_ip_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id298>  } rv_plic_hw2reg_cc0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id373>  } rv_plic_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk41.html#id381>  } rv_plic_hw2reg_t;</a></pre>
<h3> <a href=chk42.html>hw/top_earlgrey/ip/rv_plic/rtl/autogen/rv_plic_reg_top.sv</a>  Coverage: 94%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id723>  ) u_ip0_p0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id748>  ) u_ip0_p1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id773>  ) u_ip0_p2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id798>  ) u_ip0_p3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id823>  ) u_ip0_p4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id848>  ) u_ip0_p5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id873>  ) u_ip0_p6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id898>  ) u_ip0_p7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id923>  ) u_ip0_p8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id948>  ) u_ip0_p9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id973>  ) u_ip0_p10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id998>  ) u_ip0_p11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1023>  ) u_ip0_p12 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1048>  ) u_ip0_p13 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1073>  ) u_ip0_p14 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1098>  ) u_ip0_p15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1123>  ) u_ip0_p16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1148>  ) u_ip0_p17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1173>  ) u_ip0_p18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1198>  ) u_ip0_p19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1223>  ) u_ip0_p20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1248>  ) u_ip0_p21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1273>  ) u_ip0_p22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1298>  ) u_ip0_p23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1323>  ) u_ip0_p24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1348>  ) u_ip0_p25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1373>  ) u_ip0_p26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1398>  ) u_ip0_p27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1423>  ) u_ip0_p28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1448>  ) u_ip0_p29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1473>  ) u_ip0_p30 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1498>  ) u_ip0_p31 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1526>  ) u_ip1_p32 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1551>  ) u_ip1_p33 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1576>  ) u_ip1_p34 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1601>  ) u_ip1_p35 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1626>  ) u_ip1_p36 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1651>  ) u_ip1_p37 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1676>  ) u_ip1_p38 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1701>  ) u_ip1_p39 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1726>  ) u_ip1_p40 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1751>  ) u_ip1_p41 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1776>  ) u_ip1_p42 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1801>  ) u_ip1_p43 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1826>  ) u_ip1_p44 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1851>  ) u_ip1_p45 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1876>  ) u_ip1_p46 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1901>  ) u_ip1_p47 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1926>  ) u_ip1_p48 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1951>  ) u_ip1_p49 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id1976>  ) u_ip1_p50 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2001>  ) u_ip1_p51 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2026>  ) u_ip1_p52 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2051>  ) u_ip1_p53 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2076>  ) u_ip1_p54 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2101>  ) u_ip1_p55 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2126>  ) u_ip1_p56 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2151>  ) u_ip1_p57 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2176>  ) u_ip1_p58 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2201>  ) u_ip1_p59 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2226>  ) u_ip1_p60 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2251>  ) u_ip1_p61 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2276>  ) u_ip1_p62 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2306>  ) u_le0_le0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2332>  ) u_le0_le1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2358>  ) u_le0_le2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2384>  ) u_le0_le3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2410>  ) u_le0_le4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2436>  ) u_le0_le5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2462>  ) u_le0_le6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2488>  ) u_le0_le7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2514>  ) u_le0_le8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2540>  ) u_le0_le9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2566>  ) u_le0_le10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2592>  ) u_le0_le11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2618>  ) u_le0_le12 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2644>  ) u_le0_le13 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2670>  ) u_le0_le14 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2696>  ) u_le0_le15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2722>  ) u_le0_le16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2748>  ) u_le0_le17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2774>  ) u_le0_le18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2800>  ) u_le0_le19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2826>  ) u_le0_le20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2852>  ) u_le0_le21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2878>  ) u_le0_le22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2904>  ) u_le0_le23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2930>  ) u_le0_le24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2956>  ) u_le0_le25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id2982>  ) u_le0_le26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3008>  ) u_le0_le27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3034>  ) u_le0_le28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3060>  ) u_le0_le29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3086>  ) u_le0_le30 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3112>  ) u_le0_le31 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3141>  ) u_le1_le32 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3167>  ) u_le1_le33 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3193>  ) u_le1_le34 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3219>  ) u_le1_le35 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3245>  ) u_le1_le36 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3271>  ) u_le1_le37 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3297>  ) u_le1_le38 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3323>  ) u_le1_le39 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3349>  ) u_le1_le40 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3375>  ) u_le1_le41 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3401>  ) u_le1_le42 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3427>  ) u_le1_le43 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3453>  ) u_le1_le44 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3479>  ) u_le1_le45 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3505>  ) u_le1_le46 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3531>  ) u_le1_le47 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3557>  ) u_le1_le48 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3583>  ) u_le1_le49 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3609>  ) u_le1_le50 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3635>  ) u_le1_le51 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3661>  ) u_le1_le52 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3687>  ) u_le1_le53 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3713>  ) u_le1_le54 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3739>  ) u_le1_le55 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3765>  ) u_le1_le56 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3791>  ) u_le1_le57 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3817>  ) u_le1_le58 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3843>  ) u_le1_le59 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3869>  ) u_le1_le60 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3895>  ) u_le1_le61 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3921>  ) u_le1_le62 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3949>  ) u_prio0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id3976>  ) u_prio1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4003>  ) u_prio2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4030>  ) u_prio3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4057>  ) u_prio4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4084>  ) u_prio5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4111>  ) u_prio6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4138>  ) u_prio7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4165>  ) u_prio8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4192>  ) u_prio9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4219>  ) u_prio10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4246>  ) u_prio11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4273>  ) u_prio12 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4300>  ) u_prio13 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4327>  ) u_prio14 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4354>  ) u_prio15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4381>  ) u_prio16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4408>  ) u_prio17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4435>  ) u_prio18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4462>  ) u_prio19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4489>  ) u_prio20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4516>  ) u_prio21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4543>  ) u_prio22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4570>  ) u_prio23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4597>  ) u_prio24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4624>  ) u_prio25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4651>  ) u_prio26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4678>  ) u_prio27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4705>  ) u_prio28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4732>  ) u_prio29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4759>  ) u_prio30 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4786>  ) u_prio31 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4813>  ) u_prio32 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4840>  ) u_prio33 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4867>  ) u_prio34 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4894>  ) u_prio35 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4921>  ) u_prio36 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4948>  ) u_prio37 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id4975>  ) u_prio38 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5002>  ) u_prio39 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5029>  ) u_prio40 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5056>  ) u_prio41 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5083>  ) u_prio42 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5110>  ) u_prio43 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5137>  ) u_prio44 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5164>  ) u_prio45 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5191>  ) u_prio46 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5218>  ) u_prio47 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5245>  ) u_prio48 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5272>  ) u_prio49 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5299>  ) u_prio50 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5326>  ) u_prio51 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5353>  ) u_prio52 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5380>  ) u_prio53 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5407>  ) u_prio54 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5434>  ) u_prio55 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5461>  ) u_prio56 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5488>  ) u_prio57 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5515>  ) u_prio58 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5542>  ) u_prio59 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5569>  ) u_prio60 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5596>  ) u_prio61 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5623>  ) u_prio62 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5653>  ) u_ie00_e0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5679>  ) u_ie00_e1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5705>  ) u_ie00_e2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5731>  ) u_ie00_e3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5757>  ) u_ie00_e4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5783>  ) u_ie00_e5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5809>  ) u_ie00_e6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5835>  ) u_ie00_e7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5861>  ) u_ie00_e8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5887>  ) u_ie00_e9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5913>  ) u_ie00_e10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5939>  ) u_ie00_e11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5965>  ) u_ie00_e12 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id5991>  ) u_ie00_e13 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6017>  ) u_ie00_e14 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6043>  ) u_ie00_e15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6069>  ) u_ie00_e16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6095>  ) u_ie00_e17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6121>  ) u_ie00_e18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6147>  ) u_ie00_e19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6173>  ) u_ie00_e20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6199>  ) u_ie00_e21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6225>  ) u_ie00_e22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6251>  ) u_ie00_e23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6277>  ) u_ie00_e24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6303>  ) u_ie00_e25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6329>  ) u_ie00_e26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6355>  ) u_ie00_e27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6381>  ) u_ie00_e28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6407>  ) u_ie00_e29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6433>  ) u_ie00_e30 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6459>  ) u_ie00_e31 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6488>  ) u_ie01_e32 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6514>  ) u_ie01_e33 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6540>  ) u_ie01_e34 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6566>  ) u_ie01_e35 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6592>  ) u_ie01_e36 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6618>  ) u_ie01_e37 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6644>  ) u_ie01_e38 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6670>  ) u_ie01_e39 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6696>  ) u_ie01_e40 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6722>  ) u_ie01_e41 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6748>  ) u_ie01_e42 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6774>  ) u_ie01_e43 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6800>  ) u_ie01_e44 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6826>  ) u_ie01_e45 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6852>  ) u_ie01_e46 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6878>  ) u_ie01_e47 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6904>  ) u_ie01_e48 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6930>  ) u_ie01_e49 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6956>  ) u_ie01_e50 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id6982>  ) u_ie01_e51 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7008>  ) u_ie01_e52 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7034>  ) u_ie01_e53 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7060>  ) u_ie01_e54 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7086>  ) u_ie01_e55 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7112>  ) u_ie01_e56 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7138>  ) u_ie01_e57 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7164>  ) u_ie01_e58 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7190>  ) u_ie01_e59 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7216>  ) u_ie01_e60 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7242>  ) u_ie01_e61 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7268>  ) u_ie01_e62 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7296>  ) u_threshold0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7321>  ) u_cc0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk42.html#id7339>  ) u_msip0 (</a></pre>
<h3> <a href=chk43.html>hw/top_earlgrey/ip/pinmux/rtl/autogen/pinmux_reg_pkg.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk43.html#id19>  } pinmux_reg2hw_periph_insel_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk43.html#id23>  } pinmux_reg2hw_mio_outsel_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk43.html#id33>  } pinmux_reg2hw_t;</a></pre>
<h3> <a href=chk44.html>hw/top_earlgrey/ip/pinmux/rtl/autogen/pinmux_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id49>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id274>  ) u_regen (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id304>  ) u_periph_insel0_in0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id330>  ) u_periph_insel0_in1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id356>  ) u_periph_insel0_in2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id382>  ) u_periph_insel0_in3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id408>  ) u_periph_insel0_in4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id437>  ) u_periph_insel1_in5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id463>  ) u_periph_insel1_in6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id489>  ) u_periph_insel1_in7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id515>  ) u_periph_insel1_in8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id541>  ) u_periph_insel1_in9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id570>  ) u_periph_insel2_in10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id596>  ) u_periph_insel2_in11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id622>  ) u_periph_insel2_in12 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id648>  ) u_periph_insel2_in13 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id674>  ) u_periph_insel2_in14 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id703>  ) u_periph_insel3_in15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id729>  ) u_periph_insel3_in16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id755>  ) u_periph_insel3_in17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id781>  ) u_periph_insel3_in18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id807>  ) u_periph_insel3_in19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id836>  ) u_periph_insel4_in20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id862>  ) u_periph_insel4_in21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id888>  ) u_periph_insel4_in22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id914>  ) u_periph_insel4_in23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id940>  ) u_periph_insel4_in24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id969>  ) u_periph_insel5_in25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id995>  ) u_periph_insel5_in26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1021>  ) u_periph_insel5_in27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1047>  ) u_periph_insel5_in28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1073>  ) u_periph_insel5_in29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1102>  ) u_periph_insel6_in30 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1128>  ) u_periph_insel6_in31 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1159>  ) u_mio_outsel0_out0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1185>  ) u_mio_outsel0_out1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1211>  ) u_mio_outsel0_out2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1237>  ) u_mio_outsel0_out3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1263>  ) u_mio_outsel0_out4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1292>  ) u_mio_outsel1_out5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1318>  ) u_mio_outsel1_out6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1344>  ) u_mio_outsel1_out7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1370>  ) u_mio_outsel1_out8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1396>  ) u_mio_outsel1_out9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1425>  ) u_mio_outsel2_out10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1451>  ) u_mio_outsel2_out11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1477>  ) u_mio_outsel2_out12 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1503>  ) u_mio_outsel2_out13 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1529>  ) u_mio_outsel2_out14 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1558>  ) u_mio_outsel3_out15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1584>  ) u_mio_outsel3_out16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1610>  ) u_mio_outsel3_out17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1636>  ) u_mio_outsel3_out18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1662>  ) u_mio_outsel3_out19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1691>  ) u_mio_outsel4_out20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1717>  ) u_mio_outsel4_out21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1743>  ) u_mio_outsel4_out22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1769>  ) u_mio_outsel4_out23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1795>  ) u_mio_outsel4_out24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1824>  ) u_mio_outsel5_out25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1850>  ) u_mio_outsel5_out26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1876>  ) u_mio_outsel5_out27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1902>  ) u_mio_outsel5_out28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1928>  ) u_mio_outsel5_out29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1957>  ) u_mio_outsel6_out30 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk44.html#id1983>  ) u_mio_outsel6_out31 (</a></pre>
<h3> <a href=chk45.html>hw/top_earlgrey/ip/xbar_peri/rtl/autogen/xbar_peri.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk45.html#id97>  ) u_s1n_5 (</a></pre>
<h3> <a href=chk47.html>hw/top_earlgrey/ip/xbar_main/rtl/autogen/xbar_main.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id487>  ) u_s1n_15 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id502>  ) u_sm1_16 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id516>  ) u_sm1_17 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id530>  ) u_sm1_18 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id544>  ) u_sm1_19 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id558>  ) u_s1n_20 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id570>  ) u_asf_21 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id582>  ) u_sm1_22 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id596>  ) u_sm1_23 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id610>  ) u_sm1_24 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id624>  ) u_sm1_25 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id638>  ) u_sm1_26 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id652>  ) u_sm1_27 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id666>  ) u_sm1_28 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id680>  ) u_sm1_29 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk47.html#id694>  ) u_s1n_30 (</a></pre>
<h3> <a href=chk49.html>hw/top_earlgrey/rtl/autogen/top_earlgrey.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk49.html#id228>  ) core (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk49.html#id297>  ) tl_adapter_rom (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk49.html#id318>  ) u_rom_rom (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk49.html#id340>  ) tl_adapter_ram_main (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk49.html#id361>  ) u_ram1p_ram_main (</a></pre>
<h3> <a href=chk51.html>hw/ip/rv_timer/rtl/timer_core.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk51.html#id49>endmodule : timer_core</a></pre>
<h3> <a href=chk52.html>hw/ip/rv_timer/rtl/rv_timer_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id111>  ) u_ctrl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id139>  ) u_cfg0_prescale (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id165>  ) u_cfg0_step (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id192>  ) u_timer_v_lower0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id219>  ) u_timer_v_upper0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id246>  ) u_compare_lower0_0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id273>  ) u_compare_upper0_0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id302>  ) u_intr_enable0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id331>  ) u_intr_state0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk52.html#id358>  ) u_intr_test0 (</a></pre>
<h3> <a href=chk53.html>hw/ip/rv_timer/rtl/rv_timer_reg_pkg.sv</a>  Coverage: 85%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id18>  } rv_timer_reg2hw_ctrl_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id27>  } rv_timer_reg2hw_cfg0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id31>  } rv_timer_reg2hw_timer_v_lower0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id35>  } rv_timer_reg2hw_timer_v_upper0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id39>  } rv_timer_reg2hw_compare_lower0_0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id43>  } rv_timer_reg2hw_compare_upper0_0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id47>  } rv_timer_reg2hw_intr_enable0_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id51>  } rv_timer_reg2hw_intr_state0_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id56>  } rv_timer_reg2hw_intr_test0_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id62>  } rv_timer_hw2reg_timer_v_lower0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id67>  } rv_timer_hw2reg_timer_v_upper0_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id72>  } rv_timer_hw2reg_intr_state0_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id88>  } rv_timer_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk53.html#id97>  } rv_timer_hw2reg_t;</a></pre>
<h3> <a href=chk54.html>hw/ip/rv_timer/rtl/rv_timer.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk54.html#id75>    ) u_intr_hw (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk54.html#id90>    ) u_core (</a></pre>
<h3> <a href=chk55.html>hw/ip/nmi_gen/rtl/nmi_gen_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id113>  ) u_intr_state_esc0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id139>  ) u_intr_state_esc1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id165>  ) u_intr_state_esc2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id191>  ) u_intr_state_esc3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id219>  ) u_intr_enable_esc0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id245>  ) u_intr_enable_esc1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id271>  ) u_intr_enable_esc2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id297>  ) u_intr_enable_esc3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id323>  ) u_intr_test_esc0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id338>  ) u_intr_test_esc1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id353>  ) u_intr_test_esc2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk55.html#id368>  ) u_intr_test_esc3 (</a></pre>
<h3> <a href=chk56.html>hw/ip/nmi_gen/rtl/nmi_gen_reg_pkg.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk56.html#id25>  } nmi_gen_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk56.html#id40>  } nmi_gen_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk56.html#id59>  } nmi_gen_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk56.html#id79>  } nmi_gen_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk56.html#id89>  } nmi_gen_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk56.html#id96>  } nmi_gen_hw2reg_t;</a></pre>
<h3> <a href=chk57.html>hw/ip/nmi_gen/rtl/nmi_gen.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk57.html#id52>  ) i_intr_esc0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk57.html#id65>  ) i_intr_esc1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk57.html#id78>  ) i_intr_esc2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk57.html#id91>  ) i_intr_esc3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk57.html#id113>  end : gen_esc_sev</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk57.html#id115>endmodule : nmi_gen</a></pre>
<h3> <a href=chk58.html>hw/ip/prim/abstract/prim_clock_mux2.sv</a>  Coverage: 60%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id31>    prim_xilinx_clock_mux2 u_impl_xilinx (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id32>      .clk0_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id33>      .clk1_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id34>      .sel_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id35>      .clk_o</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id36>    );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id38>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk58.html#id42></a></pre>
<h3> <a href=chk60.html>hw/ip/rv_dm/rtl/rv_dm.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id101>  for (genvar i = 0; i < NrHarts; i++) begin : gen_dm_hart_ctrl</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id110>    .clk_i                   ( clk_i                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id168>    .clk_i                   ( clk_i                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id200>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id239>    .clk_i                   ( clk_i                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id269>    .clk_i            (clk_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk60.html#id297>    .clk_i,</a></pre>
<h3> <a href=chk63.html>hw/ip/flash_ctrl/rtl/flash_phy.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk63.html#id97>    ) bank_sequence_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk63.html#id119>    ) host_rsp_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk63.html#id136>    ) u_flash (</a></pre>
<h3> <a href=chk64.html>hw/ip/flash_ctrl/rtl/flash_ctrl.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id134>  ) u_to_prog_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id153>  ) u_prog_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id170>  ) u_flash_prog_ctrl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id210>  ) u_to_rd_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id229>  ) u_rd_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id248>  ) u_flash_rd_ctrl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk64.html#id335>  ) u_flash_mp (</a></pre>
<h3> <a href=chk65.html>hw/ip/flash_ctrl/rtl/flash_ctrl_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id74>  ) u_socket (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id100>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id391>  ) u_intr_state_prog_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id417>  ) u_intr_state_prog_lvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id443>  ) u_intr_state_rd_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id469>  ) u_intr_state_rd_lvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id495>  ) u_intr_state_op_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id521>  ) u_intr_state_op_error (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id549>  ) u_intr_enable_prog_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id575>  ) u_intr_enable_prog_lvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id601>  ) u_intr_enable_rd_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id627>  ) u_intr_enable_rd_lvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id653>  ) u_intr_enable_op_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id679>  ) u_intr_enable_op_error (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id705>  ) u_intr_test_prog_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id720>  ) u_intr_test_prog_lvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id735>  ) u_intr_test_rd_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id750>  ) u_intr_test_rd_lvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id765>  ) u_intr_test_op_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id780>  ) u_intr_test_op_error (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id799>  ) u_control_start (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id825>  ) u_control_op (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id851>  ) u_control_erase_sel (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id877>  ) u_control_fifo_rst (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id903>  ) u_control_num (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id930>  ) u_addr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id957>  ) u_region_cfg_regwen (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id987>  ) u_mp_region_cfg0_en0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1013>  ) u_mp_region_cfg0_rd_en0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1039>  ) u_mp_region_cfg0_prog_en0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1065>  ) u_mp_region_cfg0_erase_en0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1091>  ) u_mp_region_cfg0_base0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1117>  ) u_mp_region_cfg0_size0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1146>  ) u_mp_region_cfg1_en1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1172>  ) u_mp_region_cfg1_rd_en1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1198>  ) u_mp_region_cfg1_prog_en1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1224>  ) u_mp_region_cfg1_erase_en1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1250>  ) u_mp_region_cfg1_base1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1276>  ) u_mp_region_cfg1_size1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1305>  ) u_mp_region_cfg2_en2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1331>  ) u_mp_region_cfg2_rd_en2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1357>  ) u_mp_region_cfg2_prog_en2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1383>  ) u_mp_region_cfg2_erase_en2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1409>  ) u_mp_region_cfg2_base2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1435>  ) u_mp_region_cfg2_size2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1464>  ) u_mp_region_cfg3_en3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1490>  ) u_mp_region_cfg3_rd_en3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1516>  ) u_mp_region_cfg3_prog_en3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1542>  ) u_mp_region_cfg3_erase_en3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1568>  ) u_mp_region_cfg3_base3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1594>  ) u_mp_region_cfg3_size3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1623>  ) u_mp_region_cfg4_en4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1649>  ) u_mp_region_cfg4_rd_en4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1675>  ) u_mp_region_cfg4_prog_en4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1701>  ) u_mp_region_cfg4_erase_en4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1727>  ) u_mp_region_cfg4_base4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1753>  ) u_mp_region_cfg4_size4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1782>  ) u_mp_region_cfg5_en5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1808>  ) u_mp_region_cfg5_rd_en5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1834>  ) u_mp_region_cfg5_prog_en5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1860>  ) u_mp_region_cfg5_erase_en5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1886>  ) u_mp_region_cfg5_base5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1912>  ) u_mp_region_cfg5_size5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1941>  ) u_mp_region_cfg6_en6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1967>  ) u_mp_region_cfg6_rd_en6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id1993>  ) u_mp_region_cfg6_prog_en6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2019>  ) u_mp_region_cfg6_erase_en6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2045>  ) u_mp_region_cfg6_base6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2071>  ) u_mp_region_cfg6_size6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2100>  ) u_mp_region_cfg7_en7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2126>  ) u_mp_region_cfg7_rd_en7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2152>  ) u_mp_region_cfg7_prog_en7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2178>  ) u_mp_region_cfg7_erase_en7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2204>  ) u_mp_region_cfg7_base7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2230>  ) u_mp_region_cfg7_size7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2259>  ) u_default_region_rd_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2285>  ) u_default_region_prog_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2311>  ) u_default_region_erase_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2338>  ) u_bank_cfg_regwen (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2368>  ) u_mp_bank_cfg_erase_en0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2394>  ) u_mp_bank_cfg_erase_en1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2423>  ) u_op_status_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2449>  ) u_op_status_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2475>  ) u_status_rd_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2490>  ) u_status_rd_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2505>  ) u_status_prog_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2520>  ) u_status_prog_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2535>  ) u_status_init_wip (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2550>  ) u_status_error_page (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2565>  ) u_status_error_bank (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2583>  ) u_scratch (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2611>  ) u_fifo_lvl_prog (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk65.html#id2637>  ) u_fifo_lvl_rd (</a></pre>
<h3> <a href=chk68.html>hw/ip/flash_ctrl/rtl/flash_ctrl_reg_pkg.sv</a>  Coverage: 94%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id35>  } flash_ctrl_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id56>  } flash_ctrl_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id83>  } flash_ctrl_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id101>  } flash_ctrl_reg2hw_control_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id105>  } flash_ctrl_reg2hw_addr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id126>  } flash_ctrl_reg2hw_mp_region_cfg_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id138>  } flash_ctrl_reg2hw_default_region_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id142>  } flash_ctrl_reg2hw_mp_bank_cfg_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id146>  } flash_ctrl_reg2hw_scratch_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id155>  } flash_ctrl_reg2hw_fifo_lvl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id183>  } flash_ctrl_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id190>  } flash_ctrl_hw2reg_control_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id201>  } flash_ctrl_hw2reg_op_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id225>  } flash_ctrl_hw2reg_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id242>  } flash_ctrl_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk68.html#id252>  } flash_ctrl_hw2reg_t;</a></pre>
<h3> <a href=chk70.html>hw/ip/prim/abstract/prim_rom.sv</a>  Coverage: 63%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id32>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id40>    prim_xilinx_rom #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id41>      .Width(Width),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id42>      .Depth(Depth)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id43>    ) u_impl_generic (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id44>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id45>      .addr_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id46>      .cs_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id47>      .dout_o,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id48>      .dvalid_o</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id49>    );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk70.html#id51>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<h3> <a href=chk72.html>hw/vendor/pulp_riscv_dbg/src/dm_mem.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk72.html#id206>  if (BusWidth == 64) begin : gen_word_mux64</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk72.html#id207>    assign rdata_o = word_mux;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk72.html#id497>endmodule : dm_mem</a></pre>
<h3> <a href=chk73.html>hw/vendor/pulp_riscv_dbg/src/dm_pkg.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id108>  } dmstatus_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id124>  } dmcontrol_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id133>  } hartinfo_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id150>  } abstractcs_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id161>  } command_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id167>  } abstractauto_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id177>  } ac_ar_cmd_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id202>  } sbcs_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id210>  } dmi_req_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id215>  } dmi_resp_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id241>  } dcsr_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk73.html#id414>endpackage : dm</a></pre>
<h3> <a href=chk74.html>hw/vendor/pulp_riscv_dbg/src/dmi_jtag.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk74.html#id66>  } dmi_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk74.html#id220>  ) i_dmi_jtag_tap (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk74.html#id264>endmodule : dmi_jtag</a></pre>
<h3> <a href=chk75.html>hw/vendor/pulp_riscv_dbg/src/dmi_cdc.sv</a>  Coverage: 93%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk75.html#id50>  ) i_cdc_req (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk75.html#id69>  ) i_cdc_resp (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk75.html#id85>endmodule : dmi_cdc</a></pre>
<h3> <a href=chk76.html>hw/vendor/pulp_riscv_dbg/src/dm_sba.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk76.html#id166>    dm_sba_access_size: assert property(@(posedge clk_i) disable iff (dmactive_i !== 1'b0)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk76.html#id167>        (state_d != Idle) |-> (sbaccess_i < 4))</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk76.html#id168>            else $warning ("accesses > 8 byte not supported at the moment");</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk76.html#id172>endmodule : dm_sba</a></pre>
<h3> <a href=chk77.html>hw/vendor/pulp_riscv_dbg/src/dm_csrs.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id557>  ) i_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id632>  haltsum: assert property (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id633>      @(posedge clk_i) disable iff (!rst_ni)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id634>          (dmi_req_ready_o && dmi_req_valid_i && dtm_op == dm::DTM_READ) |-></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id635>              !({1'b0, dmi_req_i.addr} inside</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id636>                  {dm::HaltSum0, dm::HaltSum1, dm::HaltSum2, dm::HaltSum3}))</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id637>      else $warning("Haltsums have not been properly tested yet.");</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk77.html#id641>endmodule : dm_csrs</a></pre>
<h3> <a href=chk78.html>hw/vendor/pulp_riscv_dbg/src/dmi_jtag_tap.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk78.html#id82>  } dtmcs_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk78.html#id223>  ) i_tck_inv (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk78.html#id345>endmodule : dmi_jtag_tap</a></pre>
<h3> <a href=chk81.html>hw/ip/usbdev/rtl/usbdev_reg_pkg.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id64>  } usbdev_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id115>  } usbdev_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id182>  } usbdev_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id191>  } usbdev_reg2hw_usbctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id196>  } usbdev_reg2hw_avbuffer_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id215>  } usbdev_reg2hw_rxfifo_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id219>  } usbdev_reg2hw_rxenable_setup_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id223>  } usbdev_reg2hw_rxenable_out_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id227>  } usbdev_reg2hw_stall_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id242>  } usbdev_reg2hw_configin_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id246>  } usbdev_reg2hw_iso_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id251>  } usbdev_reg2hw_data_toggle_clear_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id269>  } usbdev_reg2hw_phy_config_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id337>  } usbdev_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id344>  } usbdev_hw2reg_usbctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id371>  } usbdev_hw2reg_usbstat_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id386>  } usbdev_hw2reg_rxfifo_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id391>  } usbdev_hw2reg_in_sent_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id396>  } usbdev_hw2reg_stall_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id407>  } usbdev_hw2reg_configin_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id427>  } usbdev_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk81.html#id440>  } usbdev_hw2reg_t;</a></pre>
<h3> <a href=chk82.html>hw/ip/usbdev/rtl/usbdev_reg_top.sv</a>  Coverage: 94%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id72>  ) u_socket (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id96>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id650>  ) u_intr_state_pkt_received (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id676>  ) u_intr_state_pkt_sent (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id702>  ) u_intr_state_disconnected (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id728>  ) u_intr_state_host_lost (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id754>  ) u_intr_state_link_reset (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id780>  ) u_intr_state_link_suspend (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id806>  ) u_intr_state_link_resume (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id832>  ) u_intr_state_av_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id858>  ) u_intr_state_rx_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id884>  ) u_intr_state_av_overflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id910>  ) u_intr_state_link_in_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id936>  ) u_intr_state_rx_crc_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id962>  ) u_intr_state_rx_pid_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id988>  ) u_intr_state_rx_bitstuff_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1014>  ) u_intr_state_frame (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1040>  ) u_intr_state_connected (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1068>  ) u_intr_enable_pkt_received (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1094>  ) u_intr_enable_pkt_sent (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1120>  ) u_intr_enable_disconnected (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1146>  ) u_intr_enable_host_lost (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1172>  ) u_intr_enable_link_reset (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1198>  ) u_intr_enable_link_suspend (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1224>  ) u_intr_enable_link_resume (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1250>  ) u_intr_enable_av_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1276>  ) u_intr_enable_rx_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1302>  ) u_intr_enable_av_overflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1328>  ) u_intr_enable_link_in_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1354>  ) u_intr_enable_rx_crc_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1380>  ) u_intr_enable_rx_pid_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1406>  ) u_intr_enable_rx_bitstuff_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1432>  ) u_intr_enable_frame (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1458>  ) u_intr_enable_connected (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1484>  ) u_intr_test_pkt_received (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1499>  ) u_intr_test_pkt_sent (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1514>  ) u_intr_test_disconnected (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1529>  ) u_intr_test_host_lost (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1544>  ) u_intr_test_link_reset (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1559>  ) u_intr_test_link_suspend (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1574>  ) u_intr_test_link_resume (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1589>  ) u_intr_test_av_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1604>  ) u_intr_test_rx_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1619>  ) u_intr_test_av_overflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1634>  ) u_intr_test_link_in_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1649>  ) u_intr_test_rx_crc_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1664>  ) u_intr_test_rx_pid_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1679>  ) u_intr_test_rx_bitstuff_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1694>  ) u_intr_test_frame (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1709>  ) u_intr_test_connected (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1728>  ) u_usbctrl_enable (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1754>  ) u_usbctrl_device_address (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1780>  ) u_usbstat_frame (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1795>  ) u_usbstat_host_lost (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1810>  ) u_usbstat_link_state (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1825>  ) u_usbstat_usb_sense (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1840>  ) u_usbstat_av_depth (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1855>  ) u_usbstat_av_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1870>  ) u_usbstat_rx_depth (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1885>  ) u_usbstat_rx_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1903>  ) u_avbuffer (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1928>  ) u_rxfifo_buffer (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1943>  ) u_rxfifo_size (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1958>  ) u_rxfifo_setup (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1973>  ) u_rxfifo_ep (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id1994>  ) u_rxenable_setup_setup0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2020>  ) u_rxenable_setup_setup1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2046>  ) u_rxenable_setup_setup2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2072>  ) u_rxenable_setup_setup3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2098>  ) u_rxenable_setup_setup4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2124>  ) u_rxenable_setup_setup5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2150>  ) u_rxenable_setup_setup6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2176>  ) u_rxenable_setup_setup7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2202>  ) u_rxenable_setup_setup8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2228>  ) u_rxenable_setup_setup9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2254>  ) u_rxenable_setup_setup10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2280>  ) u_rxenable_setup_setup11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2311>  ) u_rxenable_out_out0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2337>  ) u_rxenable_out_out1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2363>  ) u_rxenable_out_out2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2389>  ) u_rxenable_out_out3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2415>  ) u_rxenable_out_out4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2441>  ) u_rxenable_out_out5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2467>  ) u_rxenable_out_out6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2493>  ) u_rxenable_out_out7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2519>  ) u_rxenable_out_out8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2545>  ) u_rxenable_out_out9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2571>  ) u_rxenable_out_out10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2597>  ) u_rxenable_out_out11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2628>  ) u_in_sent_sent0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2654>  ) u_in_sent_sent1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2680>  ) u_in_sent_sent2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2706>  ) u_in_sent_sent3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2732>  ) u_in_sent_sent4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2758>  ) u_in_sent_sent5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2784>  ) u_in_sent_sent6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2810>  ) u_in_sent_sent7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2836>  ) u_in_sent_sent8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2862>  ) u_in_sent_sent9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2888>  ) u_in_sent_sent10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2914>  ) u_in_sent_sent11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2945>  ) u_stall_stall0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2971>  ) u_stall_stall1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id2997>  ) u_stall_stall2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3023>  ) u_stall_stall3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3049>  ) u_stall_stall4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3075>  ) u_stall_stall5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3101>  ) u_stall_stall6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3127>  ) u_stall_stall7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3153>  ) u_stall_stall8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3179>  ) u_stall_stall9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3205>  ) u_stall_stall10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3231>  ) u_stall_stall11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3262>  ) u_configin0_buffer0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3288>  ) u_configin0_size0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3314>  ) u_configin0_pend0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3340>  ) u_configin0_rdy0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3369>  ) u_configin1_buffer1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3395>  ) u_configin1_size1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3421>  ) u_configin1_pend1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3447>  ) u_configin1_rdy1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3476>  ) u_configin2_buffer2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3502>  ) u_configin2_size2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3528>  ) u_configin2_pend2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3554>  ) u_configin2_rdy2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3583>  ) u_configin3_buffer3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3609>  ) u_configin3_size3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3635>  ) u_configin3_pend3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3661>  ) u_configin3_rdy3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3690>  ) u_configin4_buffer4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3716>  ) u_configin4_size4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3742>  ) u_configin4_pend4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3768>  ) u_configin4_rdy4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3797>  ) u_configin5_buffer5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3823>  ) u_configin5_size5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3849>  ) u_configin5_pend5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3875>  ) u_configin5_rdy5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3904>  ) u_configin6_buffer6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3930>  ) u_configin6_size6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3956>  ) u_configin6_pend6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id3982>  ) u_configin6_rdy6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4011>  ) u_configin7_buffer7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4037>  ) u_configin7_size7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4063>  ) u_configin7_pend7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4089>  ) u_configin7_rdy7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4118>  ) u_configin8_buffer8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4144>  ) u_configin8_size8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4170>  ) u_configin8_pend8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4196>  ) u_configin8_rdy8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4225>  ) u_configin9_buffer9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4251>  ) u_configin9_size9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4277>  ) u_configin9_pend9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4303>  ) u_configin9_rdy9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4332>  ) u_configin10_buffer10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4358>  ) u_configin10_size10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4384>  ) u_configin10_pend10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4410>  ) u_configin10_rdy10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4439>  ) u_configin11_buffer11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4465>  ) u_configin11_size11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4491>  ) u_configin11_pend11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4517>  ) u_configin11_rdy11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4548>  ) u_iso_iso0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4574>  ) u_iso_iso1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4600>  ) u_iso_iso2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4626>  ) u_iso_iso3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4652>  ) u_iso_iso4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4678>  ) u_iso_iso5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4704>  ) u_iso_iso6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4730>  ) u_iso_iso7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4756>  ) u_iso_iso8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4782>  ) u_iso_iso9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4808>  ) u_iso_iso10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4834>  ) u_iso_iso11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4865>  ) u_data_toggle_clear_clear0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4890>  ) u_data_toggle_clear_clear1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4915>  ) u_data_toggle_clear_clear2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4940>  ) u_data_toggle_clear_clear3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4965>  ) u_data_toggle_clear_clear4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id4990>  ) u_data_toggle_clear_clear5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5015>  ) u_data_toggle_clear_clear6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5040>  ) u_data_toggle_clear_clear7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5065>  ) u_data_toggle_clear_clear8 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5090>  ) u_data_toggle_clear_clear9 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5115>  ) u_data_toggle_clear_clear10 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5140>  ) u_data_toggle_clear_clear11 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5168>  ) u_phy_config_rx_differential_mode (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5194>  ) u_phy_config_tx_differential_mode (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5220>  ) u_phy_config_eop_single_bit (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5246>  ) u_phy_config_override_pwr_sense_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk82.html#id5272>  ) u_phy_config_override_pwr_sense_val (</a></pre>
<h3> <a href=chk84.html>hw/ip/usbdev/rtl/usbdev.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id158>  ) usbdev_avfifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id178>  ) usbdev_rxfifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id237>  ) usbdev_sync_ep_cfg (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id267>  ) usbdev_rdysync (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id432>  ) usbdev_impl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id508>  ) cdc_usb_to_sys (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id518>  ) cdc_sys_to_usb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id600>  ) u_tlul2sram (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk84.html#id633>  ) u_memory_2p (</a></pre>
<h3> <a href=chk85.html>hw/ip/usbdev/rtl/usbdev_iomux.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk85.html#id72>  ) cdc_io_to_sys (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk85.html#id84>  ) cdc_io_to_usb (</a></pre>
<h3> <a href=chk86.html>hw/ip/usbdev/rtl/usbdev_usbif.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk86.html#id251>  ) u_usb_fs_nb_pe (</a></pre>
<h3> <a href=chk89.html>hw/ip/usb_fs_nb_pe/rtl/usb_fs_nb_pe.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk89.html#id123>  ) u_usb_fs_nb_in_pe (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk89.html#id164>  ) u_usb_fs_nb_out_pe (</a></pre>
<h3> <a href=chk95.html>hw/ip/prim/rtl/prim_arbiter_ppc.sv</a>  Coverage: 78%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id44></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id46>    assign data_o   = data_i[0];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id47>    assign gnt_o[0] = valid_o & ready_i;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id48>    assign idx_o    = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id49></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id53>    logic [N-1:0] ppc_out;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id54>    logic [N-1:0] arb_req;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id55>    logic [N-1:0] mask, mask_next;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id56>    logic [N-1:0] winner;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk95.html#id57></a></pre>
<h3> <a href=chk96.html>hw/ip/prim/rtl/prim_esc_sender.sv</a>  Coverage: 86%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id45>  prim_diff_decode #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id46>    .AsyncOn(1'b0)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id47>  ) i_decode_resp (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id48>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id49>    .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id50>    .diff_pi  ( esc_rx_i.resp_p ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id51>    .diff_ni  ( esc_rx_i.resp_n ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id52>    .level_o  ( resp            ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id53>    .rise_o   (                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id54>    .fall_o   (                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id55>    .event_o  (                 ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id56>    .sigint_o ( sigint_detected )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk96.html#id238>endmodule : prim_esc_sender</a></pre>
<h3> <a href=chk97.html>hw/ip/prim/rtl/prim_packer.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk97.html#id95>    assign stored_data_next = {{(OutW-InW){1'b0}}, concat_data[OutW+:InW]};</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk97.html#id96>    assign stored_mask_next = {{(OutW-InW){1'b0}}, concat_mask[OutW+:InW]};</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk97.html#id97>  end</a></pre>
<h3> <a href=chk100.html>hw/ip/prim/rtl/prim_lfsr.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id303>    if (CustomCoeffs > 0) begin : gen_custom</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id304>      assign coeffs = CustomCoeffs[LfsrDw-1:0];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id326></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id329>      assign coeffs = CustomCoeffs[LfsrDw-1:0];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id330>    end else begin : gen_lut</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id331>      assign coeffs = FIB_XNOR_COEFFS[LfsrDw-FIB_XNOR_LUT_OFF][LfsrDw-1:0];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id332>      // check that the most significant bit of polynomial is 1</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id339></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id342></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id351>    `ASSERT_INIT(UnknownLfsrType_A, 0)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk100.html#id438>    // check that external seed is correctly loaded into the state</a></pre>
<h3> <a href=chk102.html>hw/ip/prim/rtl/prim_ram_2p_async_adv.sv</a>  Coverage: 59%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id86>  if (MemT == "REGISTER") begin : gen_regmem</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id87>    prim_ram_2p #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id88>      .Width (TotalWidth),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id89>      .Depth (Depth),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id91>      .Impl(prim_pkg::ImplGeneric)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id92>    ) u_mem (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id93>      .clk_a_i    (clk_a_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id94>      .clk_b_i    (clk_b_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id96>      .a_req_i    (a_req_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id97>      .a_write_i  (a_write_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id98>      .a_addr_i   (a_addr_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id99>      .a_wdata_i  (a_wdata_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id100>      .a_rdata_o  (a_rdata_sram),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id102>      .b_req_i    (b_req_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id103>      .b_write_i  (b_write_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id104>      .b_addr_i   (b_addr_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id105>      .b_wdata_i  (b_wdata_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id106>      .b_rdata_o  (b_rdata_sram)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id109>  end else if (MemT == "SRAM") begin : gen_srammem</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id113>    ) u_mem (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id164></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id169>      prim_secded_39_32_enc u_enc_a (.in(a_wdata_i), .out(a_wdata_d));</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id170>      prim_secded_39_32_dec u_dec_a (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id171>        .in         (a_rdata_sram),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id172>        .d_o        (a_rdata_d[0+:Width]),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id173>        .syndrome_o (a_rdata_d[Width+:ParWidth]),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id174>        .err_o      (a_rerror_d)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id175>      );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id177>      prim_secded_39_32_dec u_dec_b (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id178>        .in         (b_rdata_sram),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id179>        .d_o        (b_rdata_d[0+:Width]),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id180>        .syndrome_o (b_rdata_d[Width+:ParWidth]),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id181>        .err_o      (b_rerror_d)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id182>      );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id184>      assign b_rvalid_d = b_rvalid_sram;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id185>    end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id198>    // Put the register slices between ECC encoding to SRAM port</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id200>      if (!rst_a_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id201>        a_req_q   <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id202>        a_write_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id203>        a_addr_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id204>        a_wdata_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id205>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id206>        a_req_q   <= a_req_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id207>        a_write_q <= a_write_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id208>        a_addr_q  <= a_addr_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id209>        a_wdata_q <= a_wdata_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id210>      end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id213>      if (!rst_b_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id214>        b_req_q   <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id215>        b_write_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id216>        b_addr_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id217>        b_wdata_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id218>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id219>        b_req_q   <= b_req_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id220>        b_write_q <= b_write_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id221>        b_addr_q  <= b_addr_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id222>        b_wdata_q <= b_wdata_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id223>      end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id238>    // Put the register slices between ECC decoding to output</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id240>      if (!rst_a_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id241>        a_rvalid_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id242>        a_rdata_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id243>        a_rerror_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id244>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id245>        a_rvalid_q <= a_rvalid_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id246>        a_rdata_q  <= a_rdata_d[0+:Width] ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id247>        a_rerror_q <= a_rerror_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id248>      end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id251>      if (!rst_b_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id252>        b_rvalid_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id253>        b_rdata_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id254>        b_rerror_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id255>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id256>        b_rvalid_q <= b_rvalid_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id257>        b_rdata_q  <= b_rdata_d[0+:Width] ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id258>        b_rerror_q <= b_rerror_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk102.html#id259>      end</a></pre>
<h3> <a href=chk104.html>hw/ip/prim/rtl/prim_arbiter_tree.sv</a>  Coverage: 73%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id49></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id51>    assign data_o   = data_i[0];</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id52>    assign gnt_o[0] = valid_o & ready_i;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id53>    assign idx_o    = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id54></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id61>    logic [2**(N_LEVELS+1)-2:0]               req_tree;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id62>    logic [2**(N_LEVELS+1)-2:0]               gnt_tree;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id63>    logic [2**(N_LEVELS+1)-2:0][N_LEVELS-1:0] idx_tree;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id64>    logic [2**(N_LEVELS+1)-2:0][DW-1:0]       data_tree;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id65>    logic [N_LEVELS-1:0]                      rr_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id66></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id83>      assign req = req_i;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id84>    end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id117>            // forward path</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id119>            assign idx_tree[pa]  = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id120>            assign data_tree[pa] = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id121>          end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id139>          // this performs a (local) round robin arbitration using the associated rr counter bit</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id151>    end : gen_tree</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk104.html#id152></a></pre>
<h3> <a href=chk106.html>hw/ip/prim/rtl/prim_ram_2p_adv.sv</a>  Coverage: 64%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id84>  if (MemT == "REGISTER") begin : gen_regmem</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id85>    prim_ram_2p #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id86>      .Width (TotalWidth),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id87>      .Depth (Depth),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id89>      .Impl(prim_pkg::ImplGeneric)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id90>    ) u_mem (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id91>      .clk_a_i    (clk_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id92>      .clk_b_i    (clk_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id94>      .a_req_i    (a_req_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id95>      .a_write_i  (a_write_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id96>      .a_addr_i   (a_addr_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id97>      .a_wdata_i  (a_wdata_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id98>      .a_rdata_o  (a_rdata_sram),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id100>      .b_req_i    (b_req_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id101>      .b_write_i  (b_write_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id102>      .b_addr_i   (b_addr_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id103>      .b_wdata_i  (b_wdata_q),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id104>      .b_rdata_o  (b_rdata_sram)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id107>  end else if (MemT == "SRAM") begin : gen_srammem</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id111>    ) u_mem (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id180>    assign a_wdata_d[0+:Width] = a_wdata_i;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id181>    assign b_wdata_d[0+:Width] = b_wdata_i;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id182>    assign a_rdata_d  = a_rdata_sram;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id183>    assign b_rdata_d  = b_rdata_sram;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id184>    assign a_rvalid_d = a_rvalid_sram;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id185>    assign b_rvalid_d = b_rvalid_sram;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id186>    assign a_rerror_d = 2'b00;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id187>    assign b_rerror_d = 2'b00;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id188>  end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id191>    // Put the register slices between ECC encoding to SRAM port</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id193>      if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id194>        a_req_q   <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id195>        a_write_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id196>        a_addr_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id197>        a_wdata_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id198></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id200>        b_write_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id201>        b_addr_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id202>        b_wdata_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id203>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id204>        a_req_q   <= a_req_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id205>        a_write_q <= a_write_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id206>        a_addr_q  <= a_addr_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id207>        a_wdata_q <= a_wdata_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id208></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id210>        b_write_q <= b_write_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id211>        b_addr_q  <= b_addr_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id212>        b_wdata_q <= b_wdata_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id213>      end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id228>    // Put the register slices between ECC decoding to output</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id230>      if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id231>        a_rvalid_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id232>        a_rdata_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id233>        a_rerror_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id234></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id236>        b_rdata_q  <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id237>        b_rerror_q <= '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id238>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id239>        a_rvalid_q <= a_rvalid_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id240>        a_rdata_q  <= a_rdata_d ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id241>        a_rerror_q <= a_rerror_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id242></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id244>        b_rdata_q  <= b_rdata_d ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id245>        b_rerror_q <= b_rerror_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk106.html#id246>      end</a></pre>
<h3> <a href=chk109.html>hw/ip/prim/rtl/prim_clock_inverter.sv</a>  Coverage: 73%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk109.html#id23>  end else begin : gen_noscan</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk109.html#id24>    logic unused_scanmode;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk109.html#id25>    assign unused_scanmode = scanmode_i;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk109.html#id26>    assign clk_no = ~clk_i;</a></pre>
<h3> <a href=chk110.html>hw/ip/prim/rtl/prim_esc_receiver.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk110.html#id38>  ) i_decode_esc (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk110.html#id176>endmodule : prim_esc_receiver</a></pre>
<h3> <a href=chk111.html>hw/ip/prim/rtl/prim_alert_sender.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk111.html#id49>  ) i_decode_ping (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk111.html#id65>  ) i_decode_ack (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk111.html#id195>    // check propagation of sigint issues to output within three cycles</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk111.html#id233>endmodule : prim_alert_sender</a></pre>
<h3> <a href=chk112.html>hw/ip/prim/rtl/prim_fifo_sync.sv</a>  Coverage: 89%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id56>    logic                 fifo_incr_wptr, fifo_incr_rptr, fifo_empty;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id57></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id60>    logic  wptr_msb;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id61>    logic  rptr_msb;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id62>    logic  [PTRV_W-1:0] wptr_value;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id63>    logic  [PTRV_W-1:0] rptr_value;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id64></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id114>    logic [Width-1:0] storage_rdata;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk112.html#id115>    if (Depth == 1) begin : gen_depth_eq1</a></pre>
<h3> <a href=chk114.html>hw/ip/prim/rtl/prim_subreg.sv</a>  Coverage: 72%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id36>  end else if (SWACCESS == "RO") begin : gen_ro</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id40>  end else if (SWACCESS == "W1S") begin : gen_w1s</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id44>    assign wr_en   = we | de ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id45>    assign wr_data = (de ? d : q) | (we ? wd : '0);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id46>  end else if (SWACCESS == "W1C") begin : gen_w1c</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id52>  end else if (SWACCESS == "W0C") begin : gen_w0c</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id55>  end else if (SWACCESS == "RC") begin : gen_rc</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id58>    assign wr_en  = we | de ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id59>    assign wr_data = (de ? d : q) & (we ? '0 : '1);</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id60>  end else begin : gen_hw</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id61>    assign wr_en   = de ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk114.html#id62>    assign wr_data = d  ;</a></pre>
<h3> <a href=chk116.html>hw/ip/prim/rtl/prim_sram_arbiter.sv</a>  Coverage: 79%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id46>  } req_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id65>    ) u_reqarb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id76>  end else if (ArbiterImpl == "BINTREE") begin : gen_tree_arb</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id77>    prim_arbiter_arb #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id78>      .N (N),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id79>      .DW(ARB_DW)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id80>    ) u_reqarb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id81>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id82>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id83>      .req_i   ( req         ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id84>      .data_i  ( req_packed  ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id85>      .gnt_o   ( gnt         ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id86>      .idx_o   (             ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id87>      .valid_o ( sram_req    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id88>      .data_o  ( sram_packed ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id89>      .ready_i ( 1'b1        )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id92>    `ASSERT_INIT(UnknownArbImpl_A, 0)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk116.html#id107>    .clk_i,</a></pre>
<h3> <a href=chk117.html>hw/ip/prim/rtl/prim_alert_receiver.sv</a>  Coverage: 81%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id57>  prim_diff_decode #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id58>    .AsyncOn(AsyncOn)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id59>  ) i_decode_alert (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id60>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id61>    .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id62>    .diff_pi  ( alert_tx_i.alert_p     ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id63>    .diff_ni  ( alert_tx_i.alert_n     ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id64>    .level_o  ( alert_level  ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id65>    .rise_o   (              ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id66>    .fall_o   (              ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id67>    .event_o  (              ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id68>    .sigint_o ( alert_sigint )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id188>    // signal integrity check propagation</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id199>  end else begin : gen_sync_assert</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk117.html#id210>endmodule : prim_alert_receiver</a></pre>
<h3> <a href=chk118.html>hw/ip/prim/abstract/prim_ram_2p.sv</a>  Coverage: 63%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id44>      .clk_a_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id58>    prim_xilinx_ram_2p #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id59>      .Width(Width),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id60>      .Depth(Depth)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id61>    ) u_impl_xilinx (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id62>      .clk_a_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id63>      .clk_b_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id64>      .a_req_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id65>      .a_write_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id66>      .a_addr_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id67>      .a_wdata_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id68>      .a_rdata_o,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id69>      .b_req_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id70>      .b_write_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id71>      .b_addr_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id72>      .b_wdata_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id73>      .b_rdata_o</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id74>    );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk118.html#id76>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<h3> <a href=chk120.html>hw/ip/uart/rtl/uart_core.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk120.html#id175>  ) u_uart_txfifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk120.html#id222>  ) sync_rx (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk120.html#id274>  ) u_uart_rxfifo (</a></pre>
<h3> <a href=chk123.html>hw/ip/uart/rtl/uart_reg_pkg.sv</a>  Coverage: 94%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id37>  } uart_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id64>  } uart_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id99>  } uart_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id129>  } uart_reg2hw_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id156>  } uart_reg2hw_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id161>  } uart_reg2hw_rdata_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id166>  } uart_reg2hw_wdata_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id185>  } uart_reg2hw_fifo_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id194>  } uart_reg2hw_ovrd_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id203>  } uart_reg2hw_timeout_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id239>  } uart_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id260>  } uart_hw2reg_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id264>  } uart_hw2reg_rdata_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id275>  } uart_hw2reg_fifo_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id284>  } uart_hw2reg_fifo_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id288>  } uart_hw2reg_val_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id305>  } uart_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk123.html#id317>  } uart_hw2reg_t;</a></pre>
<h3> <a href=chk124.html>hw/ip/uart/rtl/uart_reg_top.sv</a>  Coverage: 94%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id216>  ) u_intr_state_tx_watermark (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id242>  ) u_intr_state_rx_watermark (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id268>  ) u_intr_state_tx_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id294>  ) u_intr_state_rx_overflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id320>  ) u_intr_state_rx_frame_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id346>  ) u_intr_state_rx_break_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id372>  ) u_intr_state_rx_timeout (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id398>  ) u_intr_state_rx_parity_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id426>  ) u_intr_enable_tx_watermark (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id452>  ) u_intr_enable_rx_watermark (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id478>  ) u_intr_enable_tx_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id504>  ) u_intr_enable_rx_overflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id530>  ) u_intr_enable_rx_frame_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id556>  ) u_intr_enable_rx_break_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id582>  ) u_intr_enable_rx_timeout (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id608>  ) u_intr_enable_rx_parity_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id634>  ) u_intr_test_tx_watermark (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id649>  ) u_intr_test_rx_watermark (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id664>  ) u_intr_test_tx_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id679>  ) u_intr_test_rx_overflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id694>  ) u_intr_test_rx_frame_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id709>  ) u_intr_test_rx_break_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id724>  ) u_intr_test_rx_timeout (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id739>  ) u_intr_test_rx_parity_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id758>  ) u_ctrl_tx (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id784>  ) u_ctrl_rx (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id810>  ) u_ctrl_nf (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id836>  ) u_ctrl_slpbk (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id862>  ) u_ctrl_llpbk (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id888>  ) u_ctrl_parity_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id914>  ) u_ctrl_parity_odd (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id940>  ) u_ctrl_rxblvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id966>  ) u_ctrl_nco (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id992>  ) u_status_txfull (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1007>  ) u_status_rxfull (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1022>  ) u_status_txempty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1037>  ) u_status_txidle (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1052>  ) u_status_rxidle (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1067>  ) u_status_rxempty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1083>  ) u_rdata (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1101>  ) u_wdata (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1128>  ) u_fifo_ctrl_rxrst (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1153>  ) u_fifo_ctrl_txrst (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1178>  ) u_fifo_ctrl_rxilvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1204>  ) u_fifo_ctrl_txilvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1230>  ) u_fifo_status_txlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1245>  ) u_fifo_status_rxlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1264>  ) u_ovrd_txen (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1290>  ) u_ovrd_txval (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1315>  ) u_val (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1334>  ) u_timeout_ctrl_val (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk124.html#id1360>  ) u_timeout_ctrl_en (</a></pre>
<h3> <a href=chk125.html>hw/ip/prim_xilinx/rtl/prim_xilinx_clock_gating.sv</a>  Coverage: 50%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk125.html#id12>  BUFGCE u_bufgce (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk125.html#id13>    .I  (clk_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk125.html#id14>    .CE (en_i | test_en_i),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk125.html#id15>    .O  (clk_o)</a></pre>
<h3> <a href=chk126.html>hw/ip/prim/abstract/prim_flash.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk126.html#id52>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk126.html#id72>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<h3> <a href=chk127.html>hw/ip/prim_xilinx/rtl/prim_xilinx_clock_mux2.sv</a>  Coverage: 40%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk127.html#id15>  BUFGMUX bufgmux_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk127.html#id16>    .S  ( sel_i  ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk127.html#id17>    .I0 ( clk0_i ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk127.html#id18>    .I1 ( clk1_i ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk127.html#id19>    .O  ( clk_o  )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk127.html#id29></a></pre>
<h3> <a href=chk129.html>hw/top_earlgrey/rtl/clkgen_xil7series.sv</a>  Coverage: 78%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id28>    .BANDWIDTH            ("OPTIMIZED"),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id29>    .COMPENSATION         ("ZHOLD"),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id30>    .STARTUP_WAIT         ("FALSE"),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id31>    .DIVCLK_DIVIDE        (1),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id32>    .CLKFBOUT_MULT        (12),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id33>    .CLKFBOUT_PHASE       (0.000),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id34>    .CLKOUT0_DIVIDE       (24),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id35>    .CLKOUT0_PHASE        (0.000),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id36>    .CLKOUT0_DUTY_CYCLE   (0.500),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id37>    .CLKOUT1_DIVIDE       (25),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id38>    .CLKOUT1_PHASE        (0.000),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id39>    .CLKOUT1_DUTY_CYCLE   (0.500),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id40>    .CLKIN1_PERIOD        (10.000)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk129.html#id41>  ) pll (</a></pre>
<h3> <a href=chk130.html>hw/top_earlgrey/rtl/top_earlgrey_nexysvideo.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk130.html#id51>  ) top_earlgrey (</a></pre>
<h3> <a href=chk131.html>hw/ip/prim_generic/rtl/prim_generic_flash.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk131.html#id266>  ) u_mem (</a></pre>
<h3> <a href=chk132.html>hw/ip/rv_plic/rtl/rv_plic_target.sv</a>  Coverage: 87%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id74>          assign is_tree[pa]  = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id75>          assign id_tree[pa]  = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id76>          assign max_tree[pa] = '0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id77>        end</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id94>        // in case only one of the parent has a pending irq, forward that one</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id104>  end : gen_tree</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk132.html#id105></a></pre>
<h3> <a href=chk134.html>hw/ip/prim/rtl/prim_pkg.sv</a>  Coverage: 79%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk134.html#id19>  } alert_tx_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk134.html#id26>  } alert_rx_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk134.html#id31>  } esc_tx_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk134.html#id36>  } esc_rx_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk134.html#id38>endpackage : prim_pkg</a></pre>
<h3> <a href=chk135.html>hw/ip/prim/abstract/prim_ram_1p.sv</a>  Coverage: 93%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk135.html#id40>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk135.html#id51>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<h3> <a href=chk136.html>hw/ip/rv_core_ibex/rtl/rv_core_ibex.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk136.html#id121>  ) u_core (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk136.html#id223>  ) fifo_i (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk136.html#id265>  ) fifo_d (</a></pre>
<h3> <a href=chk137.html>hw/ip/aes/rtl/aes.sv</a>  Coverage: 96%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk137.html#id37>  ) aes_core (</a></pre>
<h3> <a href=chk138.html>hw/ip/aes/rtl/aes_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id140>  ) u_key0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id156>  ) u_key1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id172>  ) u_key2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id188>  ) u_key3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id204>  ) u_key4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id220>  ) u_key5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id236>  ) u_key6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id252>  ) u_key7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id272>  ) u_data_in0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id298>  ) u_data_in1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id324>  ) u_data_in2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id350>  ) u_data_in3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id376>  ) u_data_out0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id392>  ) u_data_out1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id408>  ) u_data_out2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id424>  ) u_data_out3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id441>  ) u_ctrl_mode (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id456>  ) u_ctrl_key_len (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id471>  ) u_ctrl_manual_start_trigger (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id486>  ) u_ctrl_force_data_overwrite (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id505>  ) u_trigger_start (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id530>  ) u_trigger_key_clear (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id555>  ) u_trigger_data_in_clear (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id580>  ) u_trigger_data_out_clear (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id607>  ) u_status_idle (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id632>  ) u_status_stall (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id657>  ) u_status_output_valid (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk138.html#id682>  ) u_status_input_ready (</a></pre>
<h3> <a href=chk139.html>hw/ip/aes/rtl/aes_key_expand.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk139.html#id171>    ) aes_sbox_i (</a></pre>
<h3> <a href=chk140.html>hw/ip/aes/rtl/aes_reg_pkg.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id19>  } aes_reg2hw_key_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id24>  } aes_reg2hw_data_in_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id29>  } aes_reg2hw_data_out_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id48>  } aes_reg2hw_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id63>  } aes_reg2hw_trigger_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id68>  } aes_hw2reg_key_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id73>  } aes_hw2reg_data_in_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id77>  } aes_hw2reg_data_out_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id83>  } aes_hw2reg_ctrl_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id102>  } aes_hw2reg_trigger_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id121>  } aes_hw2reg_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id133>  } aes_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk140.html#id145>  } aes_hw2reg_t;</a></pre>
<h3> <a href=chk146.html>hw/ip/aes/rtl/aes_sbox.sv</a>  Coverage: 66%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk146.html#id21>  end else if (SBoxImpl == "canright") begin : gen_sbox_canright</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk146.html#id22>    aes_sbox_canright aes_sbox (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk146.html#id23>      .mode_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk146.html#id24>      .data_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk146.html#id25>      .data_o</a></pre>
<h3> <a href=chk147.html>hw/ip/aes/rtl/aes_sub_bytes.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk147.html#id20>      ) aes_sbox_ij (</a></pre>
<h3> <a href=chk148.html>hw/ip/aes/rtl/aes_core.sv</a>  Coverage: 99%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk148.html#id152>  ) aes_sub_bytes (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk148.html#id246>  ) aes_key_expand (</a></pre>
<h3> <a href=chk152.html>hw/ip/hmac/rtl/hmac.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk152.html#id249>  ) u_msg_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk152.html#id272>  ) u_tlul_adapter (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk152.html#id331>  ) u_packer (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk152.html#id481>    ) i_prim_alert_sender (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk152.html#id488>  end : gen_alert_tx</a></pre>
<h3> <a href=chk153.html>hw/ip/hmac/rtl/hmac_reg_pkg.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id25>  } hmac_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id37>  } hmac_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id52>  } hmac_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id71>  } hmac_reg2hw_cfg_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id82>  } hmac_reg2hw_cmd_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id87>  } hmac_reg2hw_wipe_secret_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id92>  } hmac_reg2hw_key_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id108>  } hmac_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id123>  } hmac_hw2reg_cfg_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id135>  } hmac_hw2reg_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id140>  } hmac_hw2reg_err_code_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id144>  } hmac_hw2reg_key_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id148>  } hmac_hw2reg_digest_mreg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id153>  } hmac_hw2reg_msg_length_lower_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id158>  } hmac_hw2reg_msg_length_upper_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id172>  } hmac_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk153.html#id186>  } hmac_hw2reg_t;</a></pre>
<h3> <a href=chk154.html>hw/ip/hmac/rtl/hmac_reg_top.sv</a>  Coverage: 94%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id72>  ) u_socket (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id96>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id214>  ) u_intr_state_hmac_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id240>  ) u_intr_state_fifo_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id266>  ) u_intr_state_hmac_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id294>  ) u_intr_enable_hmac_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id320>  ) u_intr_enable_fifo_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id346>  ) u_intr_enable_hmac_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id372>  ) u_intr_test_hmac_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id387>  ) u_intr_test_fifo_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id402>  ) u_intr_test_hmac_err (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id419>  ) u_cfg_hmac_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id434>  ) u_cfg_sha_en (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id449>  ) u_cfg_endian_swap (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id464>  ) u_cfg_digest_swap (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id481>  ) u_cmd_hash_start (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id496>  ) u_cmd_hash_process (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id513>  ) u_status_fifo_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id528>  ) u_status_fifo_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id543>  ) u_status_fifo_depth (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id561>  ) u_err_code (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id585>  ) u_wipe_secret (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id603>  ) u_key0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id619>  ) u_key1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id635>  ) u_key2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id651>  ) u_key3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id667>  ) u_key4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id683>  ) u_key5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id699>  ) u_key6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id715>  ) u_key7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id733>  ) u_digest0 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id749>  ) u_digest1 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id765>  ) u_digest2 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id781>  ) u_digest3 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id797>  ) u_digest4 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id813>  ) u_digest5 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id829>  ) u_digest6 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id845>  ) u_digest7 (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id863>  ) u_msg_length_lower (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk154.html#id889>  ) u_msg_length_upper (</a></pre>
<h3> <a href=chk156.html>hw/ip/hmac/rtl/sha2.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk156.html#id84>  end : fill_w</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk156.html#id99>  end : compress_round</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk156.html#id315>endmodule : sha2</a></pre>
<h3> <a href=chk157.html>hw/ip/hmac/rtl/hmac_pkg.sv</a>  Coverage: 90%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id23>  } sha_fifo_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id53>  endfunction : conv_endian</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id57>  endfunction : rotr</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id61>  endfunction : shiftr</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id82>  endfunction : compress</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id92>  endfunction : calc_w</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk157.html#id101>endpackage : hmac_pkg</a></pre>
<h3> <a href=chk162.html>hw/ip/prim/rtl/prim_diff_decode.sv</a>  Coverage: 26%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id43>  if (AsyncOn) begin : gen_async</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id45>    typedef enum logic [1:0] {IsStd, IsSkewed, SigInt} state_e;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id46>    state_e state_d, state_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id47>    logic diff_p_edge, diff_n_edge, diff_check_ok, level;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id50>    logic diff_pq, diff_nq, diff_pd, diff_nd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id52>    prim_flop_2sync #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id53>      .Width(1),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id54>      .ResetValue(0)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id55>    ) i_sync_p (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id56>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id57>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id58>      .d(diff_pi),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id59>      .q(diff_pd)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id62>    prim_flop_2sync #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id63>      .Width(1),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id64>      .ResetValue(1)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id65>    ) i_sync_n (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id66>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id67>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id68>      .d(diff_ni),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id69>      .q(diff_nd)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id73>    assign diff_p_edge   = diff_pq ^ diff_pd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id74>    assign diff_n_edge   = diff_nq ^ diff_nd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id77>    assign diff_check_ok = diff_pd ^ diff_nd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id80>    assign level         = diff_pd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id83>    assign level_o  = level_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id84>    assign event_o = rise_o | fall_o;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id105>    always_comb begin : p_diff_fsm</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id107>      state_d  = state_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id108>      level_d  = level_q;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id109>      rise_o   = 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id110>      fall_o   = 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id111>      sigint_o = 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id113>      unique case (state_q)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id116>        IsStd: begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id117>          if (diff_check_ok) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id118>            level_d = level;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id119>            if (diff_p_edge && diff_n_edge) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id120>              if (level) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id121>                rise_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id122>              end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id123>                fall_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id126>          end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id127>            if (diff_p_edge || diff_n_edge) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id128>              state_d = IsSkewed;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id129>            end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id130>              state_d = SigInt;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id131>              sigint_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id136>        IsSkewed: begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id137>          if (diff_check_ok) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id138>            state_d = IsStd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id139>            level_d = level;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id140>            if (level) rise_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id141>            else       fall_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id142>          end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id143>            state_d  = SigInt;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id144>            sigint_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id149>        SigInt: begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id150>          sigint_o = 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id151>          if (diff_check_ok) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id152>            state_d  = IsStd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id153>            sigint_o = 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id156>        default : ;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id160>    always_ff @(posedge clk_i or negedge rst_ni) begin : p_sync_reg</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id161>      if (!rst_ni) begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id162>        state_q  <= IsStd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id163>        diff_pq  <= 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id164>        diff_nq  <= 1'b1;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id165>        level_q  <= 1'b0;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id166>      end else begin</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id167>        state_q  <= state_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id168>        diff_pq  <= diff_pd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id169>        diff_nq  <= diff_nd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id170>        level_q  <= level_d;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id178>    logic diff_pq, diff_pd;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id219>    // assertions for asynchronous case</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk162.html#id259></a></pre>
<h3> <a href=chk164.html>hw/ip/gpio/rtl/gpio_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id50>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id140>  ) u_intr_state (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id167>  ) u_intr_enable (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id192>  ) u_intr_test (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id210>  ) u_data_in (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id234>  ) u_direct_out (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id251>  ) u_masked_out_lower_data (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id266>  ) u_masked_out_lower_mask (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id283>  ) u_masked_out_upper_data (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id298>  ) u_masked_out_upper_mask (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id314>  ) u_direct_oe (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id331>  ) u_masked_oe_lower_data (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id346>  ) u_masked_oe_lower_mask (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id363>  ) u_masked_oe_upper_data (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id378>  ) u_masked_oe_upper_mask (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id396>  ) u_intr_ctrl_en_rising (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id423>  ) u_intr_ctrl_en_falling (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id450>  ) u_intr_ctrl_en_lvlhigh (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id477>  ) u_intr_ctrl_en_lvllow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk164.html#id504>  ) u_ctrl_en_input_filter (</a></pre>
<h3> <a href=chk165.html>hw/ip/gpio/rtl/gpio_reg_pkg.sv</a>  Coverage: 87%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id14>  } gpio_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id18>  } gpio_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id23>  } gpio_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id28>  } gpio_reg2hw_direct_out_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id39>  } gpio_reg2hw_masked_out_lower_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id50>  } gpio_reg2hw_masked_out_upper_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id55>  } gpio_reg2hw_direct_oe_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id66>  } gpio_reg2hw_masked_oe_lower_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id77>  } gpio_reg2hw_masked_oe_upper_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id81>  } gpio_reg2hw_intr_ctrl_en_rising_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id85>  } gpio_reg2hw_intr_ctrl_en_falling_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id89>  } gpio_reg2hw_intr_ctrl_en_lvlhigh_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id93>  } gpio_reg2hw_intr_ctrl_en_lvllow_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id97>  } gpio_reg2hw_ctrl_en_input_filter_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id103>  } gpio_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id108>  } gpio_hw2reg_data_in_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id112>  } gpio_hw2reg_direct_out_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id121>  } gpio_hw2reg_masked_out_lower_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id130>  } gpio_hw2reg_masked_out_upper_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id134>  } gpio_hw2reg_direct_oe_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id143>  } gpio_hw2reg_masked_oe_lower_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id152>  } gpio_hw2reg_masked_oe_upper_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id173>  } gpio_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk165.html#id187>  } gpio_hw2reg_t;</a></pre>
<h3> <a href=chk166.html>hw/ip/tlul/rtl/tlul_pkg.sv</a>  Coverage: 92%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk166.html#id30>  } tl_a_user_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk166.html#id44>  } tl_h2d_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk166.html#id58>  } tl_d2h_t;</a></pre>
<h3> <a href=chk167.html>hw/ip/tlul/rtl/tlul_socket_m1.sv</a>  Coverage: 86%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id118></a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id126>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id147>    .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id167>    prim_arbiter_ppc #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id168>      .N      (M),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id169>      .DW     ($bits(tlul_pkg::tl_h2d_t))</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id170>    ) u_reqarb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id171>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id172>      .rst_ni,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id173>      .req_i   ( hrequest    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id174>      .data_i  ( hreq_fifo_o ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id175>      .gnt_o   ( hgrant      ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id176>      .idx_o   (             ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id177>      .valid_o ( arb_valid   ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id178>      .data_o  ( arb_data    ),</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id179>      .ready_i ( arb_ready   )</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id180>    );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id182>    prim_arbiter_tree #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id186>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk167.html#id197>    `ASSERT_INIT(UnknownArbImpl_A, 0)</a></pre>
<h3> <a href=chk168.html>hw/ip/prim_xilinx/rtl/prim_xilinx_pad_wrapper.sv</a>  Coverage: 93%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk168.html#id35>endmodule : prim_xilinx_pad_wrapper</a></pre>
<h3> <a href=chk169.html>hw/ip/prim/abstract/prim_clock_gating.sv</a>  Coverage: 63%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id31>    prim_xilinx_clock_gating u_impl_xilinx (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id32>      .clk_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id33>      .en_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id34>      .test_en_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id35>      .clk_o</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id36>    );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk169.html#id38>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<h3> <a href=chk170.html>hw/ip/spi_device/rtl/spi_device_reg_top.sv</a>  Coverage: 95%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id72>  ) u_socket (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id96>  ) u_reg_if (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id244>  ) u_intr_state_rxf (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id270>  ) u_intr_state_rxlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id296>  ) u_intr_state_txlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id322>  ) u_intr_state_rxerr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id348>  ) u_intr_state_rxoverflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id374>  ) u_intr_state_txunderflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id402>  ) u_intr_enable_rxf (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id428>  ) u_intr_enable_rxlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id454>  ) u_intr_enable_txlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id480>  ) u_intr_enable_rxerr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id506>  ) u_intr_enable_rxoverflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id532>  ) u_intr_enable_txunderflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id558>  ) u_intr_test_rxf (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id573>  ) u_intr_test_rxlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id588>  ) u_intr_test_txlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id603>  ) u_intr_test_rxerr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id618>  ) u_intr_test_rxoverflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id633>  ) u_intr_test_txunderflow (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id652>  ) u_control_abort (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id678>  ) u_control_mode (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id704>  ) u_control_rst_txfifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id730>  ) u_control_rst_rxfifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id758>  ) u_cfg_cpol (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id784>  ) u_cfg_cpha (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id810>  ) u_cfg_tx_order (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id836>  ) u_cfg_rx_order (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id862>  ) u_cfg_timer_v (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id890>  ) u_fifo_level_rxlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id916>  ) u_fifo_level_txlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id942>  ) u_async_fifo_level_rxlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id957>  ) u_async_fifo_level_txlvl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id974>  ) u_status_rxf_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id989>  ) u_status_rxf_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1004>  ) u_status_txf_full (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1019>  ) u_status_txf_empty (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1034>  ) u_status_abort_done (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1049>  ) u_status_csb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1068>  ) u_rxf_ptr_rptr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1094>  ) u_rxf_ptr_wptr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1121>  ) u_txf_ptr_rptr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1146>  ) u_txf_ptr_wptr (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1174>  ) u_rxf_addr_base (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1200>  ) u_rxf_addr_limit (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1228>  ) u_txf_addr_base (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk170.html#id1254>  ) u_txf_addr_limit (</a></pre>
<h3> <a href=chk171.html>hw/ip/spi_device/rtl/spi_device_reg_pkg.sv</a>  Coverage: 93%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id31>  } spi_device_reg2hw_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id52>  } spi_device_reg2hw_intr_enable_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id79>  } spi_device_reg2hw_intr_test_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id94>  } spi_device_reg2hw_control_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id112>  } spi_device_reg2hw_cfg_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id121>  } spi_device_reg2hw_fifo_level_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id127>  } spi_device_reg2hw_rxf_ptr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id133>  } spi_device_reg2hw_txf_ptr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id142>  } spi_device_reg2hw_rxf_addr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id151>  } spi_device_reg2hw_txf_addr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id179>  } spi_device_hw2reg_intr_state_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id188>  } spi_device_hw2reg_async_fifo_level_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id209>  } spi_device_hw2reg_status_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id216>  } spi_device_hw2reg_rxf_ptr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id223>  } spi_device_hw2reg_txf_ptr_reg_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id240>  } spi_device_reg2hw_t;</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk171.html#id251>  } spi_device_hw2reg_t;</a></pre>
<h3> <a href=chk172.html>hw/ip/spi_device/rtl/spi_device_pkg.sv</a>  Coverage: 97%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk172.html#id54>endpackage : spi_device_pkg</a></pre>
<h3> <a href=chk174.html>hw/ip/spi_device/rtl/spi_device.sv</a>  Coverage: 98%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id357>  ) u_rx_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id379>  ) u_tx_fifo (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id403>  ) u_rxf_ctrl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id434>  ) u_txf_ctrl (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id465>  ) u_fwmode_arb (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id494>  ) u_tlul2sram (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk174.html#id524>  ) u_memory_2p (</a></pre>
<h3> <a href=chk177.html>hw/ip/prim/abstract/prim_pad_wrapper.sv</a>  Coverage: 57%</h3>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id32>      .inout_io,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id39>    prim_xilinx_pad_wrapper #(</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id40>      .AttrDw(AttrDw)</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id41>    ) i_pad_wrapper (</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id42>      .inout_io,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id43>      .in_o,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id44>      .out_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id45>      .oe_i,</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id46>      .attr_i</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id47>    );</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id49>    // TODO: Find code that works across tools and causes a compile failure</a></pre>
<pre style="background-color: #FFB6C1; margin:0; padding:0 "> <a href=chk177.html#id53></a></pre>

</body>
</html>
