// Seed: 2080979100
module module_0 (
    id_1
);
  input wire id_1;
  id_2 :
  assert property (@(posedge id_1 or $display) 1) id_3 = 1'b0;
endmodule
module module_1 ();
  wire id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_3 = 0;
  wire id_5;
  initial id_4 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_2), .id_1(1'd0 - & -1 >> id_2), .id_2(1'b0), .id_3(id_1)
  );
  module_0 modCall_1 (id_4);
  assign modCall_1.id_3 = 0;
  always id_1 = "";
  wire id_6;
endmodule
