module mux4x1(i,s,y);
input [3:0]i;
input [1:0]s;
output reg y;
always@(*)
case(s)
0:y=i[0];
1:y=i[1];
2:y=i[2];
3:y=i[3];
endcase
endmodule