{"Source Block": ["oh/elink/hdl/esaxi.v@192:202@HdlIdDef", "   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n   wire [31:0] \t      mi_dout;\n   wire \t      mi_sel;\n   wire [31:0] \t      emrr_mux_data;\n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@196:206", "   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n   wire [31:0] \t      mi_dout;\n   wire \t      mi_sel;\n   wire [31:0] \t      emrr_mux_data;\n   \n   //local parameter for addressing 32 bit / 64 bit c_s_axi_data_width\n   //addr_lsb is used for addressing 32/64 bit registers/memories\n   //addr_lsb = 2 for 32 bits (n downto 2)\n"], ["oh/elink/hdl/esaxi.v@194:204", "   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n   wire [31:0] \t      mi_dout;\n   wire \t      mi_sel;\n   wire [31:0] \t      emrr_mux_data;\n   \n   //local parameter for addressing 32 bit / 64 bit c_s_axi_data_width\n"], ["oh/elink/hdl/esaxi.v@195:205", "   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n   wire [31:0] \t      mi_dout;\n   wire \t      mi_sel;\n   wire [31:0] \t      emrr_mux_data;\n   \n   //local parameter for addressing 32 bit / 64 bit c_s_axi_data_width\n   //addr_lsb is used for addressing 32/64 bit registers/memories\n"], ["oh/elink/hdl/esaxi.v@190:200", "   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n   wire [31:0] \t      mi_dout;\n"], ["oh/elink/hdl/esaxi.v@191:201", "   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n   wire [31:0] \t      mi_dout;\n   wire \t      mi_sel;\n"], ["oh/elink/hdl/esaxi.v@189:199", "   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n   reg \t\t      mi_embox_reg;\n   reg \t\t      mi_rd_reg;\n   \n   wire \t      last_wr_beat;\n   wire \t      last_rd_beat;\n   wire \t      mi_wr;\n   wire \t      mi_rd;\n   wire \t      mi_we;\n   wire \t      mi_en;\n"]], "Diff Content": {"Delete": [[197, "   wire \t      mi_rd;\n"]], "Add": []}}