

================================================================
== Vivado HLS Report for 'poly_Rq_to_S3'
================================================================
* Date:           Sun Aug 23 20:04:36 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru01
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.733|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3509|  3509|  3509|  3509|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1402|  1402|         2|          -|          -|   701|    no    |
        |- Loop 2  |  2103|  2103|         3|          -|          -|   701|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     456|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     119|
|Register         |        -|      -|      80|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      80|     575|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_1_cast_fu_511_p2       |     +    |      0|  0|  15|           8|           8|
    |a_assign_1_fu_505_p2            |     +    |      0|  0|  23|          16|          16|
    |fold1_i9_cast_fu_635_p2         |     +    |      0|  0|   9|           2|           2|
    |fold1_i_cast_fu_317_p2          |     +    |      0|  0|   9|           2|           2|
    |fold2_i1_cast_fu_673_p2         |     +    |      0|  0|  10|           2|           2|
    |fold2_i_cast_fu_353_p2          |     +    |      0|  0|  10|           2|           2|
    |fold_i5_cast_fu_593_p2          |     +    |      0|  0|   9|           4|           4|
    |fold_i_cast_fu_275_p2           |     +    |      0|  0|  13|           4|           4|
    |i_13_fu_157_p2                  |     +    |      0|  0|  17|          10|           1|
    |i_14_fu_440_p2                  |     +    |      0|  0|  17|          10|           1|
    |r_10_fu_541_p2                  |     +    |      0|  0|  16|           9|           9|
    |r_11_fu_603_p2                  |     +    |      0|  0|  15|           6|           6|
    |r_12_fu_654_p2                  |     +    |      0|  0|  13|           4|           4|
    |r_13_fu_681_p2                  |     +    |      0|  0|  12|           3|           3|
    |r_7_fu_285_p2                   |     +    |      0|  0|  15|           6|           6|
    |r_8_fu_327_p2                   |     +    |      0|  0|  13|           4|           4|
    |r_9_fu_365_p2                   |     +    |      0|  0|  12|           3|           3|
    |r_fu_227_p2                     |     +    |      0|  0|  16|           9|           9|
    |t_1_fu_687_p2                   |     +    |      0|  0|  12|           3|           3|
    |t_fu_371_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp_206_fu_301_p2               |     +    |      0|  0|   9|           2|           2|
    |tmp_218_fu_561_p2               |     +    |      0|  0|   9|           4|           4|
    |tmp_221_fu_587_p2               |     +    |      0|  0|  10|           2|           2|
    |tmp_222_fu_619_p2               |     +    |      0|  0|   9|           2|           2|
    |tmp_226_fu_192_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_231_fu_221_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_241_fu_535_p2               |     +    |      0|  0|  15|           8|           8|
    |tmp_267_i1_fu_709_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_267_i_fu_393_p2             |    and   |      0|  0|   3|           3|           3|
    |tmp_269_i1_fu_733_p2            |    and   |      0|  0|   3|           3|           3|
    |tmp_269_i_fu_417_p2             |    and   |      0|  0|   3|           3|           3|
    |exitcond1_fu_151_p2             |   icmp   |      0|  0|  13|          10|          10|
    |exitcond_fu_434_p2              |   icmp   |      0|  0|  13|          10|          10|
    |c_5_cast_fu_701_p3              |  select  |      0|  0|   2|           1|           2|
    |c_cast_fu_385_p3                |  select  |      0|  0|   2|           1|           2|
    |tmp_268_i1_cast_cast_fu_725_p3  |  select  |      0|  0|   2|           1|           2|
    |tmp_268_i_cast_cast_fu_409_p3   |  select  |      0|  0|   2|           1|           2|
    |not_tmp_87_i1_fu_719_p2         |    xor   |      0|  0|   2|           1|           2|
    |not_tmp_87_i_fu_403_p2          |    xor   |      0|  0|   2|           1|           2|
    |r_coeffs_d1                     |    xor   |      0|  0|  16|          16|          16|
    |tmp_225_fu_186_p2               |    xor   |      0|  0|  16|          16|          15|
    |tmp_270_i_fu_427_p2             |    xor   |      0|  0|  16|          16|          16|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 456|         238|         225|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  44|          9|    1|          9|
    |i_1_reg_140        |   9|          2|   10|         20|
    |i_reg_129          |   9|          2|   10|         20|
    |r_coeffs_address0  |  27|          5|   10|         50|
    |r_coeffs_address1  |  15|          3|   10|         30|
    |r_coeffs_d0        |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 119|         24|   57|        177|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |fold1_i9_cast_reg_803     |   2|   0|    2|          0|
    |fold2_i_cast_reg_779      |   2|   0|    2|          0|
    |i_13_reg_753              |  10|   0|   10|          0|
    |i_14_reg_787              |  10|   0|   10|          0|
    |i_1_reg_140               |  10|   0|   10|          0|
    |i_reg_129                 |  10|   0|   10|          0|
    |r_coeffs_addr_21_reg_792  |  10|   0|   10|          0|
    |tmp_230_reg_809           |   2|   0|    2|          0|
    |tmp_234_reg_774           |   2|   0|    2|          0|
    |tmp_263_i8_cast_reg_798   |   4|   0|    4|          0|
    |tmp_s_reg_758             |  10|   0|   64|         54|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  80|   0|  134|         54|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Rq_to_S3 | return value |
|r_coeffs_address0  | out |   10|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_ce0       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_we0       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_d0        | out |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_q0        |  in |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_address1  | out |   10|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_ce1       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_we1       | out |    1|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_d1        | out |   16|  ap_memory |    r_coeffs   |     array    |
|r_coeffs_q1        |  in |   16|  ap_memory |    r_coeffs   |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |    a_coeffs   |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |    a_coeffs   |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |    a_coeffs   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

