set_max_delay 10 -rise_from core_clock -rise_to {clk1 clk2} -fall_to port1 -ignore_clock_latency -reset_path
