{"&cites=8191610191161844009&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design":[{"title":"Networks on chips: A new SoC paradigm","url":"https://ieeexplore.ieee.org/abstract/document/976921/","authors":["L Benini","L Benini G De Micheli"],"year":2002,"numCitations":4649,"pdf":"https://infoscience.epfl.ch/record/165542/files/00976921.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11557091623274954702&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:zj_yaZkJY6AJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11557091623274954702&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org","p":1,"exp":1596362153961},{"title":"A survey of research and practices of network-on-chip","url":"https://dl.acm.org/doi/abs/10.1145/1132952.1132953","authors":["T Bjerregaard","T Bjerregaard S Mahadevan"],"year":2006,"numCitations":1426,"pdf":"http://www.egr.unlv.edu/~meiyang/ecg702/proj/A%20Survey%20of%20Research%20and%20Practices%20of%20Network-on-Chip.pdf","citationUrl":"http://scholar.google.com/scholar?cites=765763802979694569&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:6fd0Ih-KoAoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=765763802979694569&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"dl.acm.org"},{"title":"Performance evaluation and design trade-offs for network-on-chip interconnect architectures","url":"https://ieeexplore.ieee.org/abstract/document/1453503/","authors":["PP Pande","PP Pande C Grecu","PP Pande C Grecu M Jones…"],"year":2005,"numCitations":1019,"citationUrl":"http://scholar.google.com/scholar?cites=4525134365618265078&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:9tuW97qBzD4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4525134365618265078&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Bandwidth-constrained mapping of cores onto NoC architectures","url":"https://ieeexplore.ieee.org/abstract/document/1269002/","authors":["S Murali","S Murali G De Micheli"],"year":2004,"numCitations":822,"pdf":"https://infoscience.epfl.ch/record/165550/files/01269002.pdf","citationUrl":"http://scholar.google.com/scholar?cites=14848067159077380559&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:z2HzqWnuDs4J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=14848067159077380559&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"HERMES: an infrastructure for low area overhead packet-switching networks on chip","url":"https://www.sciencedirect.com/science/article/pii/S0167926004000185","authors":["F Moraes","F Moraes N Calazans","F Moraes N Calazans A Mello","F Moraes N Calazans A Mello L Möller","F Moraes N Calazans A Mello L Möller L Ost"],"year":2004,"numCitations":738,"pdf":"http://www.academia.edu/download/50703425/43-Heremes_20plus_20NoC_20Survey.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11883281689226045956&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:BOo4bLzl6aQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11883281689226045956&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"Elsevier"},{"title":"QNoC: QoS architecture and design process for network on chip","url":"https://www.sciencedirect.com/science/article/pii/S1383762103001139","authors":["E Bolotin","E Bolotin I Cidon","E Bolotin I Cidon R Ginosar","E Bolotin I Cidon R Ginosar A Kolodny"],"year":2004,"numCitations":735,"pdf":"https://webee.technion.ac.il/Sites/People/bolotin/papers/QNoC.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5574555171753480951&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:99IuuWTMXE0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5574555171753480951&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"Elsevier"},{"title":"Energy-aware mapping for tile-based NoC architectures under performance constraints","url":"https://dl.acm.org/doi/abs/10.1145/1119772.1119818","authors":["J Hu","J Hu R Marculescu"],"year":2003,"numCitations":707,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.13.1806&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=9571274394106229283&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:I3J-xFn_04QJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9571274394106229283&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"dl.acm.org"},{"title":"NoC synthesis flow for customized domain specific multiprocessor systems-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/1374853/","authors":["D Bertozzi","D Bertozzi A Jalabert","D Bertozzi A Jalabert S Murali…"],"year":2005,"numCitations":694,"pdf":"https://infoscience.epfl.ch/record/53044/files/Bertozzi_NoC_02.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2064496637770413143&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:VzRL_sCQphwJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2064496637770413143&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"},{"title":"Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip","url":"https://digital-library.theiet.org/content/journals/10.1049/ip-cdt_20030830","authors":["E Rijpkema","E Rijpkema K Goossens","E Rijpkema K Goossens A Rădulescu","E Rijpkema K Goossens A Rădulescu J Dielissen…"],"year":2003,"numCitations":666,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.58.245&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=15692826714783131520&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:gKdowMAeyNkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15692826714783131520&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"IET"},{"title":"Xpipes: A network-on-chip architecture for gigascale systems-on-chip","url":"https://ieeexplore.ieee.org/abstract/document/1330747/","authors":["D Bertozzi","D Bertozzi L Benini"],"year":2004,"numCitations":566,"pdf":"http://access.ee.ntu.edu.tw/course/under_project_95/paper/senior/NOC/02_Xpipe.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12859193055137325753&as_sdt=2005&sciodt=0,5&hl=en&scioq=architecture+and+design","relatedUrl":"http://scholar.google.com/scholar?q=related:uWKh5fMHdbIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12859193055137325753&hl=en&as_sdt=2005&sciodt=0,5&scioq=architecture+and+design","publication":"ieeexplore.ieee.org"}]}