<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>lepton-netlist - Lepton EDA Netlist Extraction and Generation</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/plucky/+package/lepton-eda">lepton-eda_1.9.18-3_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       lepton-netlist - Lepton EDA Netlist Extraction and Generation

</pre><h4><b>SYNOPSIS</b></h4><pre>
       <b>lepton-netlist</b> [<u>OPTION</u> ...] [<b>-g</b> <u>BACKEND</u> | <b>-f</b> <u>FILE</u>] [<u>--</u>] <u>FILE</u> ...

</pre><h4><b>DESCRIPTION</b></h4><pre>
       <b>lepton-netlist</b>  is  a  netlist  extraction and generation tool, and is part of the Lepton EDA (Electronic
       Design Automation) toolset.  It takes one or more electronic schematics as input, and outputs a  netlist.
       A  netlist is a machine-interpretable description of the way that components in an electronic circuit are
       connected together, and is commonly used as the input to a PCB layout program such  as  <b><a href="../man1/pcb.1.html">pcb</a></b>(1)  or  to  a
       simulator such as <b><a href="../man1/gnucap.1.html">gnucap</a></b>(1).

       A  normal  <b>lepton-netlist</b>  run is carried out in two steps.  First, the <b>lepton-netlist</b> frontend loads the
       specified human-readable schematic <u>FILE</u>s, and compiles them to an in-memory netlist description.  Next, a
       `backend' is used to export the connection and component data to one of many supported netlist formats.

       <b>lepton-netlist</b> is extensible, using the Scheme programming language.

</pre><h4><b>GENERAL</b> <b>OPTIONS</b></h4><pre>
       <b>-q</b>      Quiet mode. Turns off all warnings/notes/messages.

       <b>-v</b>, <b>--verbose</b>
               Verbose mode.  Output all diagnostic information.

       <b>-L</b> <u>DIRECTORY</u>
               Prepend <u>DIRECTORY</u> to the list of directories to be searched for Scheme files.

       <b>-g</b> <u>BACKEND</u>
               Specify the netlist backend to be used.

       <b>-f</b> <u>FILE</u> Load and use netlist backend from <u>FILE</u>.  <u>FILE</u> is expected to have name like  "gnet-NAME.scm"  and
               contain entry point function NAME (where NAME is the backend's name).

       <b>-O</b> <u>STRING</u>
               Pass an option string to the backend.

       <b>-b</b>, <b>--list-backends</b>
               Print a list of available netlist backends.

       <b>-o</b> <u>FILE</u> Specify  the filename for the generated netlist.  By default, output is directed to `output.net'.
               If `-' is given instead of a filename, the output is directed to the standard output.

       <b>-l</b> <u>FILE</u> Specify a Scheme file to be loaded before the backend is loaded or executed.  This option can  be
               specified multiple times.

       <b>-m</b> <u>FILE</u> Specify a Scheme file to be loaded between loading the backend and executing it.  This option can
               be specified multiple times.

       <b>-c</b> <u>EXPR</u> Specify  a  Scheme  expression  to be executed during <b>lepton-netlist</b> startup.  This option can be
               specified multiple times.

       <b>-i</b>      After the schematic files have been loaded and compiled, and after all  Scheme  files  have  been
               loaded, but before running the backend, enter a Scheme read-eval-print loop.

       <b>-h</b>, <b>--help</b>
               Print a help message.

       <b>-V</b>, <b>--version</b>
               Print <b>lepton-netlist</b> version information.

       <b>--</b>      Treat  all remaining arguments as schematic filenames.  Use this if you have a schematic filename
               which begins with `-'.

</pre><h4><b>BACKENDS</b></h4><pre>
       Currently, <b>lepton-netlist</b> includes the following backends:

       <b>allegro</b> Allegro netlist format.

       <b>bae</b>     Bartels Autoengineer netlist format.

       <b>bom</b>, <b>bom2</b>
               Bill of materials generation.

       <b>calay</b>   Calay netlist format.

       <b>cascade</b> RF Cascade netlist format

       <b>drc</b>, <b>drc2</b>
               Design rule checkers (<b>drc2</b> is recommended).

       <b>eagle</b>   Eagle netlist format.

       <b>ewnet</b>   Netlist format for National Instruments ULTIboard layout tool.

       <b>futurenet2</b>
               Futurenet2 netlist format.

       <b>geda</b>    Native gEDA netlist format (mainly used for testing and diagnostics).

       <b>gossip</b>  Gossip netlist format.

       <b>gsch2pcb</b>
               Backend used for <b><a href="../man1/pcb.1.html">pcb</a></b>(1) file layout generation by <b><a href="../man1/gsch2pcb.1.html">gsch2pcb</a></b>(1).  It is not recommended to use this
               backend directly.

       <b>liquidpcb</b>
               LiquidPCB netlist format.

       <b>mathematica</b>
               Netlister for analytical circuit solving using Mathematica.

       <b>maxascii</b>
               MAXASCII netlist format.

       <b>osmond</b>  Osmond netlist format.

       <b>pads</b>    PADS netlist format.

       <b>partslist1</b>, <b>partslist2</b>, <b>partslist3</b>
               Bill of materials generation backends (alternatives to <b>bom</b> and <b>bom2</b>).

       <b>PCB</b>     <b><a href="../man1/pcb.1.html">pcb</a></b>(1) netlist format.

       <b>pcbpins</b> Generates a <b><a href="../man1/pcb.1.html">pcb</a></b>(1) action file for forward annotating pin/pad names from schematic to layout.

       <b>protelII</b>
               Protel II netlist format.

       <b>redac</b>   RACAL-REDAC netlist format.

       <b>spice</b>, <b>spice-sdb</b>
               SPICE-compatible netlist format (<b>spice-sdb</b> is recommended).  Suitable for use with <b><a href="../man1/gnucap.1.html">gnucap</a></b>(1).

       <b>switcap</b> SWITCAP switched capacitor simulator netlist format.

       <b>systemc</b> Structural SystemC code generation.

       <b>tango</b>   Tango netlist format.

       <b>tEDAx</b>   Trivial EDA eXchange (tEDAx) format.

       <b>vams</b>    VHDL-AMS code generation.

       <b>verilog</b> Verilog code generation.

       <b>vhdl</b>    VHDL code generation.

       <b>vipec</b>   ViPEC Network Analyser netlist format.

</pre><h4><b>EXAMPLES</b></h4><pre>
       These examples assume that you have a `stack_1.sch' in the current directory.

       <b>lepton-netlist</b> requires that at least one schematic to be specified on the command line:

            ./lepton-netlist stack_1.sch

       This is not very useful since it does not direct <b>lepton-netlist</b> to do
       anything.

       Specify a backend name with `-g' to get <b>lepton-netlist</b> to output a
       netlist:

            ./lepton-netlist -g geda stack_1.sch

       The netlist output will be written to a file called `output.net'
       in the current working directory.

       You can specify the output filename by using the `-o' option:

            ./lepton-netlist -g geda stack_1.sch -o /tmp/stack.netlist

       Output will now be directed to `/tmp/stack.netlist'.

       You could run (for example) the `spice-sdb' backend against the
       schematic if you specified `-g spice-sdb', or you could generate a
       bill of materials for the schematic using `-g partslist1'.

       To obtain a Scheme prompt to run Scheme expressions directly, you can
       use the `-i' option.

            ./lepton-netlist -i stack_1.sch

       <b>lepton-netlist</b> will load `stack_1.sh', and then enter an interactive
       Scheme read-eval-print loop.

</pre><h4><b>AUTHORS</b></h4><pre>
       See the `AUTHORS' file included with this program.

</pre><h4><b>COPYRIGHT</b></h4><pre>
       Copyright © 2012-2017 gEDA Contributors.
       Copyright © 2017-2022 Lepton Developers.
       License GPLv2+: GNU GPL version 2 or later. Please see the `COPYING'
       file included with this program for full details.

       This is free software: you are free to change and redistribute it.
       There is NO WARRANTY, to the extent permitted by law.

</pre><h4><b>SEE</b> <b>ALSO</b></h4><pre>
       <b><a href="../man1/lepton-schematic.1.html">lepton-schematic</a></b>(1), <b><a href="../man1/lepton-symcheck.1.html">lepton-symcheck</a></b>(1), <b><a href="../man1/pcb.1.html">pcb</a></b>(1), <b><a href="../man1/gnucap.1.html">gnucap</a></b>(1)

Lepton EDA                                        May 29, 2022                                 <u><a href="../man1/lepton-netlist.1.html">lepton-netlist</a></u>(1)
</pre>
 </div>
</div></section>
</div>
</body>
</html>