[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/e_soc_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_arbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_arbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	GenerateVerilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/GenerateVerilog$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	arReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/arReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	awReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/awReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_imm.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_imm.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_pc_next$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_pc_next$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_gpr$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_gpr$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_IDU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_IDU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	wReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/wReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	bReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/bReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_IDU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_IDU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	GenerateVerilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/GenerateVerilog$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_data_control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_data_control.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ChiselHelpers.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ChiselHelpers.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_IFU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_IFU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_IFU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_IFU$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_alu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_alu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_gpr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_gpr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	InstReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/InstReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_arbiter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_arbiter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_alu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_alu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_data_control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_data_control$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_pc_next.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_pc_next.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	rReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/rReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ChiselHelpers$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ChiselHelpers$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ysyx_25030077_imm$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/ysyx_25030077_imm$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	addrReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/addrReq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	GenerateVerilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/meowth/ysyx/ysyx-workbench/chisel/e_SoC/target/scala-2.12/classes/GenerateVerilog.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
