{"Source Block": ["hdl/projects/fmcomms1/zc702/system_top.v@216:236@HdlStmProcess", "    .dio_t(gpio_t[15:0]),\n    .dio_i(gpio_o[15:0]),\n    .dio_o(gpio_i[15:0]),\n    .dio_p(gpio_bd));\n\n  always @(posedge dac_clk) begin\n    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt ;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n"], "Clone Blocks": [["hdl/projects/fmcomms1/zed/system_top.v@259:279", "    .dio_t({iic_mux_sda_t_s, iic_mux_sda_t_s}),\n    .dio_i(iic_mux_sda_o_s),\n    .dio_o(iic_mux_sda_i_s),\n    .dio_p(iic_mux_sda));\n\n  always @(posedge dac_clk) begin\n    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt ;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@236:256", "  OBUFDS i_obufds_ref_clk (\n    .I (oddr_ref_clk),\n    .O (ref_clk_out_p),\n    .OB (ref_clk_out_n));\n\n  always @(posedge dac_clk) begin\n    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin \n    adc_data_cnt <= ~adc_data_cnt;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@246:266", "  OBUFDS i_obufds_ref_clk (\n    .I (oddr_ref_clk),\n    .O (ref_clk_out_p),\n    .OB (ref_clk_out_n));\n\n  always @(posedge dac_clk) begin\n    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin \n    adc_data_cnt <= ~adc_data_cnt;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@215:235", "    .dio_t(gpio_t[14:0]),\n    .dio_i(gpio_o[14:0]),\n    .dio_o(gpio_i[14:0]),\n    .dio_p(gpio_bd));\n\n  always @(posedge dac_clk) begin\n    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt ;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@223:243", "  OBUFDS i_obufds_ref_clk (\n    .I (oddr_ref_clk),\n    .O (ref_clk_out_p),\n    .OB (ref_clk_out_n));\n\n   always @(posedge dac_clk) begin\n    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n  end\n\n  always @(posedge adc_clk) begin\n    adc_data_cnt <= ~adc_data_cnt;\n    case ({adc_enable_1, adc_enable_0})\n      2'b10: begin\n"]], "Diff Content": {"Delete": [[221, "  always @(posedge dac_clk) begin\n"], [222, "    dac_dma_rd <= dac_valid_0 & dac_enable_0;\n"], [223, "    dac_ddata_1[63:48] <= dac_dma_rdata[63:48];\n"], [224, "    dac_ddata_1[47:32] <= dac_dma_rdata[63:48];\n"], [225, "    dac_ddata_1[31:16] <= dac_dma_rdata[31:16];\n"], [226, "    dac_ddata_1[15: 0] <= dac_dma_rdata[31:16];\n"], [227, "    dac_ddata_0[63:48] <= dac_dma_rdata[47:32];\n"], [228, "    dac_ddata_0[47:32] <= dac_dma_rdata[47:32];\n"], [229, "    dac_ddata_0[31:16] <= dac_dma_rdata[15: 0];\n"], [230, "    dac_ddata_0[15: 0] <= dac_dma_rdata[15: 0];\n"], [231, "  end\n"]], "Add": []}}