TimeQuest Timing Analyzer report for Lab2
Fri Mar 04 10:44:30 2016
Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 13. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 29. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 0C Model Metastability Report
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 44. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Fast 1200mV 0C Model Metastability Report
 52. Multicorner Timing Analysis Summary
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 153 11/29/2010 SJ Web Edition ;
; Revision Name      ; Lab2                                             ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Clock Name                                                                                      ; Type      ; Period    ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                                                                             ;
+-------------------------------------------------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; clk_in                                                                                          ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk_in }                                                                                          ;
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; 20000.000 ; 0.05 MHz   ; 0.000 ; 10000.000 ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clk_in ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] }                                                ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] } ;
+-------------------------------------------------------------------------------------------------+-----------+-----------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                      ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+------+
; 307.79 MHz ; 307.79 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ;      ;
; 459.77 MHz ; 459.77 MHz      ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                      ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.522 ; -30.264       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -1.175 ; -11.549       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                      ;
+-------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                           ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.033 ; 0.000         ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.359 ; 0.000         ;
+-------------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                          ;
+-------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                           ; Slack    ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+----------+---------------+
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -1.000   ; -25.969       ;
; clk_in                                                                                          ; 9.825    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 9999.756 ; 0.000         ;
+-------------------------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -2.522    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.090     ; 3.076      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; -1.931    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.985      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.751 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.182      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.776 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 3.157      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.972 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.961      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19996.994 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.939      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.065 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.868      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.859      ;
; 19997.110 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.823      ;
; 19997.110 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.823      ;
; 19997.110 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.823      ;
; 19997.110 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.062     ; 2.823      ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                    ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.175 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.370      ;
; -1.143 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.338      ;
; -1.143 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.338      ;
; -1.139 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.334      ;
; -1.138 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.333      ;
; -1.137 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.332      ;
; -1.117 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.312      ;
; -1.052 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.247      ;
; -1.026 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.221      ;
; -1.026 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.221      ;
; -1.022 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.217      ;
; -1.021 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.216      ;
; -1.020 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.215      ;
; -0.945 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.140      ;
; -0.945 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.140      ;
; -0.940 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.135      ;
; -0.861 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.056      ;
; -0.839 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.034      ;
; -0.833 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.028      ;
; -0.824 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.019      ;
; -0.822 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.017      ;
; -0.820 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.015      ;
; -0.820 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.015      ;
; -0.816 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.011      ;
; -0.816 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.011      ;
; -0.815 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.010      ;
; -0.814 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.009      ;
; -0.812 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.007      ;
; -0.807 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 1.002      ;
; -0.799 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.994      ;
; -0.796 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.991      ;
; -0.792 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.987      ;
; -0.774 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.969      ;
; -0.771 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.966      ;
; -0.765 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.960      ;
; -0.764 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.959      ;
; -0.672 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.867      ;
; -0.669 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.864      ;
; -0.668 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.863      ;
; -0.665 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.860      ;
; -0.665 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.860      ;
; -0.662 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.857      ;
; -0.662 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.857      ;
; -0.662 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.857      ;
; -0.661 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.856      ;
; -0.660 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.855      ;
; -0.464 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.659      ;
; -0.464 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.659      ;
; -0.464 ; ledLightning:inst4|direction ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.800     ; 0.659      ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.033 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 0.798      ;
; 0.300 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.065      ;
; 0.302 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.067      ;
; 0.412 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.177      ;
; 0.414 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.179      ;
; 0.524 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.289      ;
; 0.526 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.291      ;
; 0.555 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.556 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.559 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.569 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.571 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.601 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 0.866      ;
; 0.636 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.401      ;
; 0.638 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.403      ;
; 0.705 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.924      ;
; 0.708 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.927      ;
; 0.748 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.513      ;
; 0.750 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.515      ;
; 0.830 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.049      ;
; 0.831 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.050      ;
; 0.838 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.103      ;
; 0.845 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.857 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.859 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.309      ; 1.625      ;
; 0.940 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.159      ;
; 0.941 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.160      ;
; 0.942 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.161      ;
; 0.948 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.213      ;
; 0.950 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.215      ;
; 0.955 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.957 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.959 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.960 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.179      ;
; 0.962 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.969 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.971 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.982 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.201      ;
; 0.993 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.212      ;
; 0.995 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.214      ;
; 1.052 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.271      ;
; 1.054 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.273      ;
; 1.060 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.325      ;
; 1.062 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.327      ;
; 1.067 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.067 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 1.069 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.288      ;
; 1.072 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.291      ;
; 1.074 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.293      ;
; 1.081 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.300      ;
; 1.083 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.302      ;
; 1.092 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.311      ;
; 1.094 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.313      ;
; 1.105 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.324      ;
; 1.107 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.326      ;
; 1.164 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.383      ;
; 1.166 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.385      ;
; 1.172 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.437      ;
; 1.174 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.439      ;
; 1.179 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.398      ;
; 1.184 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.403      ;
; 1.186 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.405      ;
; 1.193 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.412      ;
; 1.204 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.423      ;
; 1.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.425      ;
; 1.217 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.436      ;
; 1.276 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.495      ;
; 1.278 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.497      ;
; 1.284 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.549      ;
; 1.286 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.551      ;
; 1.296 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.515      ;
; 1.316 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.535      ;
; 1.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.537      ;
; 1.388 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.607      ;
; 1.396 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.661      ;
; 1.398 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.309      ; 1.663      ;
; 1.428 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.647      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.578 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.797      ;
; 1.682 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.901      ;
; 1.682 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.901      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                    ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ledLightning:inst4|direction ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.507 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.725      ;
; 0.508 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.726      ;
; 0.509 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.727      ;
; 0.509 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.727      ;
; 0.509 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.727      ;
; 0.510 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.728      ;
; 0.511 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.729      ;
; 0.549 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.550 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.552 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.770      ;
; 0.581 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.586 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.594 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.812      ;
; 0.602 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.820      ;
; 0.609 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.827      ;
; 0.620 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.620 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.625 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.843      ;
; 0.629 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.847      ;
; 0.668 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.886      ;
; 0.674 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.892      ;
; 0.675 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.893      ;
; 0.677 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.895      ;
; 0.678 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.896      ;
; 0.678 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.896      ;
; 0.685 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.903      ;
; 0.689 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.907      ;
; 0.713 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.931      ;
; 0.724 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.942      ;
; 0.724 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.942      ;
; 0.726 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 0.944      ;
; 0.850 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.870 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.871 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.089      ;
; 0.873 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.091      ;
; 0.874 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.874 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.917 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.135      ;
; 0.918 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.136      ;
; 0.920 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.138      ;
; 0.921 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.139      ;
; 0.921 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.139      ;
; 0.936 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.154      ;
; 0.947 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.061      ; 1.165      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -0.559 ; -0.375       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[0]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[1]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[2]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[3]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[4]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[5]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[6]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[7]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[8]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[9]|clk                                                               ;
; -0.397 ; -0.397       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|direction|clk                                                            ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]        ;
; -0.390 ; -0.390       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk          ;
; -0.314 ; -0.314       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -0.265 ; -0.049       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.105 ; -0.105       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.032 ; -0.032       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]        ;
; -0.032 ; -0.032       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk          ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[0]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[1]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[2]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[3]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[4]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[5]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[6]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[7]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[8]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[9]|clk                                                               ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|direction|clk                                                            ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|combout       ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2|combout ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|cin           ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2|datab   ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|cin           ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                             ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                             ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                             ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 9999.756  ; 9999.972     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 9999.844  ; 10000.028    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 9999.988  ; 9999.988     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.994  ; 9999.994     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.004 ; 10000.004    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.011 ; 10000.011    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 10000.011 ; 10000.011    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.930 ; 9.103 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.845 ; 7.769 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.753 ; 7.819 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.930 ; 9.103 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.748 ; 7.808 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.716 ; 7.742 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.704 ; 7.739 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.719 ; 7.770 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.926 ; 7.958 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.756 ; 7.817 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.761 ; 7.817 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.814 ; 6.848 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.949 ; 6.876 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.861 ; 6.924 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.039 ; 8.209 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.857 ; 6.914 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.826 ; 6.851 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.814 ; 6.848 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.830 ; 6.878 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.029 ; 7.059 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.866 ; 6.923 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.870 ; 6.924 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                               ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                      ; Note                                           ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+------------------------------------------------+
; 346.98 MHz ; 346.98 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 522.47 MHz ; 500.0 MHz       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.075 ; -24.900       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -0.914 ; -8.758        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.093 ; -0.093        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.311  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+-------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                           ; Slack    ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+----------+---------------+
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -1.000   ; -20.794       ;
; clk_in                                                                                          ; 9.785    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 9999.750 ; 0.000         ;
+-------------------------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -2.075    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.034      ; 2.734      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; -1.501    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.034      ; 2.660      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.118 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.823      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.139 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.802      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.307 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.634      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.326 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.615      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.385 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.556      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.392 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.549      ;
; 19997.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.515      ;
; 19997.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.515      ;
; 19997.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.515      ;
; 19997.426 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.054     ; 2.515      ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                     ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.914 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.227      ;
; -0.880 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.193      ;
; -0.880 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.193      ;
; -0.877 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.190      ;
; -0.876 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.189      ;
; -0.875 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.188      ;
; -0.862 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.175      ;
; -0.798 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.111      ;
; -0.779 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.092      ;
; -0.779 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.092      ;
; -0.776 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.089      ;
; -0.775 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.088      ;
; -0.774 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.087      ;
; -0.702 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.015      ;
; -0.695 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.008      ;
; -0.692 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 1.005      ;
; -0.635 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.948      ;
; -0.616 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.929      ;
; -0.600 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.913      ;
; -0.596 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.909      ;
; -0.594 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.907      ;
; -0.594 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.907      ;
; -0.591 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.904      ;
; -0.590 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.903      ;
; -0.589 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.902      ;
; -0.589 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.902      ;
; -0.586 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.899      ;
; -0.581 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.894      ;
; -0.580 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.893      ;
; -0.577 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.890      ;
; -0.576 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.889      ;
; -0.569 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.882      ;
; -0.545 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.858      ;
; -0.542 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.855      ;
; -0.537 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.850      ;
; -0.534 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.847      ;
; -0.465 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.778      ;
; -0.463 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.776      ;
; -0.457 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.770      ;
; -0.455 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.768      ;
; -0.454 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.767      ;
; -0.451 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.764      ;
; -0.451 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.764      ;
; -0.451 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.764      ;
; -0.450 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.763      ;
; -0.447 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.760      ;
; -0.270 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.583      ;
; -0.270 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.583      ;
; -0.270 ; ledLightning:inst4|direction ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.682     ; 0.583      ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.093 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.717      ;
; 0.140  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.950      ;
; 0.147  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.957      ;
; 0.236  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.046      ;
; 0.243  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.053      ;
; 0.332  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.142      ;
; 0.339  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.149      ;
; 0.428  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.238      ;
; 0.435  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.245      ;
; 0.463  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 0.773      ;
; 0.499  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.500  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.503  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.505  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.512  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.514  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.524  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.334      ;
; 0.531  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.341      ;
; 0.620  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.430      ;
; 0.645  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.843      ;
; 0.648  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.846      ;
; 0.674  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 0.984      ;
; 0.743  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.941      ;
; 0.744  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.752  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.754  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.754  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.759  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.759  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.763  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.073      ;
; 0.768  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.770  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.080      ;
; 0.832  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.030      ;
; 0.833  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.031      ;
; 0.840  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.038      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.850  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.850  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.855  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.855  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.857  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.857  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.859  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.169      ;
; 0.864  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.062      ;
; 0.866  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.176      ;
; 0.893  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.091      ;
; 0.894  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.092      ;
; 0.901  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.099      ;
; 0.929  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.127      ;
; 0.936  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.134      ;
; 0.944  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.142      ;
; 0.944  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.142      ;
; 0.946  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.144      ;
; 0.951  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.149      ;
; 0.953  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.953  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.955  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.265      ;
; 0.960  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.158      ;
; 0.962  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.272      ;
; 0.977  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.175      ;
; 0.989  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.187      ;
; 0.990  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.188      ;
; 0.997  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.195      ;
; 1.025  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.223      ;
; 1.032  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.230      ;
; 1.040  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.238      ;
; 1.042  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.049  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.247      ;
; 1.049  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.247      ;
; 1.051  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.361      ;
; 1.058  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.368      ;
; 1.073  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.271      ;
; 1.085  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.283      ;
; 1.086  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.284      ;
; 1.121  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.319      ;
; 1.128  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.326      ;
; 1.138  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.336      ;
; 1.147  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.457      ;
; 1.154  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.386      ; 1.464      ;
; 1.169  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.367      ;
; 1.181  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.379      ;
; 1.217  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.415      ;
; 1.265  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.463      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.426  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.624      ;
; 1.519  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.717      ;
; 1.519  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.717      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                     ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ledLightning:inst4|direction ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.454 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.654      ;
; 0.455 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.655      ;
; 0.456 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.656      ;
; 0.457 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.657      ;
; 0.457 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.657      ;
; 0.458 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.658      ;
; 0.458 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.658      ;
; 0.500 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.504 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.704      ;
; 0.506 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.706      ;
; 0.520 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.524 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.724      ;
; 0.532 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.732      ;
; 0.540 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.740      ;
; 0.546 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.746      ;
; 0.552 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.752      ;
; 0.553 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.753      ;
; 0.554 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.754      ;
; 0.563 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.763      ;
; 0.600 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.800      ;
; 0.601 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.801      ;
; 0.603 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.803      ;
; 0.604 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.804      ;
; 0.604 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.804      ;
; 0.609 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.809      ;
; 0.631 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.831      ;
; 0.636 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.836      ;
; 0.637 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.837      ;
; 0.656 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.856      ;
; 0.656 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.856      ;
; 0.659 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.859      ;
; 0.785 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.985      ;
; 0.797 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.997      ;
; 0.798 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 0.998      ;
; 0.800 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.000      ;
; 0.801 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.001      ;
; 0.801 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.001      ;
; 0.822 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.022      ;
; 0.823 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.023      ;
; 0.825 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.025      ;
; 0.826 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.026      ;
; 0.826 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.026      ;
; 0.843 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.043      ;
; 0.847 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.056      ; 1.047      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -0.379 ; -0.195       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -0.234 ; -0.018       ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[0]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[1]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[2]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[3]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[4]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[5]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[6]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[7]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[8]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[9]|clk                                                               ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|direction|clk                                                            ;
; -0.215 ; -0.215       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]        ;
; -0.215 ; -0.215       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk          ;
; -0.182 ; -0.182       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.030 ; -0.030       ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]        ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk          ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[0]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[1]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[2]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[3]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[4]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[5]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[6]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[7]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[8]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[9]|clk                                                               ;
; 0.006  ; 0.006        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|direction|clk                                                            ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|combout       ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2|combout ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|cin           ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2|datab   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab            ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|cin           ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.483  ; 0.483        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                             ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                             ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                             ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 9999.750  ; 9999.966     ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 9999.850  ; 10000.034    ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 9999.986  ; 9999.986     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.990  ; 9999.990     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.010 ; 10000.010    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 10000.013 ; 10000.013    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.362 ; 8.509 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.250 ; 7.196 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.184 ; 7.224 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.362 ; 8.509 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.179 ; 7.213 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.150 ; 7.150 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.140 ; 7.147 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.154 ; 7.173 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.357 ; 7.345 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.188 ; 7.218 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.192 ; 7.215 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.378 ; 6.384 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.482 ; 6.431 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.420 ; 6.457 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.599 ; 7.744 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.415 ; 6.447 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.387 ; 6.387 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.378 ; 6.384 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.392 ; 6.410 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.587 ; 6.575 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.425 ; 6.453 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 6.429 ; 6.450 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -1.246 ; -14.952       ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -0.236 ; -1.866        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.012 ; -0.012        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.188  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+-------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                           ; Slack    ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+----------+---------------+
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -1.000   ; -14.498       ;
; clk_in                                                                                          ; 9.585    ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 9999.785 ; 0.000         ;
+-------------------------------------------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -1.246    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.087     ; 1.701      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; -0.680    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.087     ; 1.635      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.189 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.763      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.206 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.746      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.318 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.634      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.333 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.619      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.377 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.575      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.381 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.571      ;
; 19998.400 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.552      ;
; 19998.400 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.552      ;
; 19998.400 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.552      ;
; 19998.400 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.035     ; 1.552      ;
+-----------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                     ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.236 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.755      ;
; -0.219 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.738      ;
; -0.219 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.738      ;
; -0.216 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.735      ;
; -0.213 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.732      ;
; -0.213 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.732      ;
; -0.203 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.722      ;
; -0.180 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.699      ;
; -0.157 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.676      ;
; -0.157 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.676      ;
; -0.154 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.673      ;
; -0.151 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.670      ;
; -0.151 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.670      ;
; -0.119 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.638      ;
; -0.114 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.633      ;
; -0.113 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.632      ;
; -0.058 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.577      ;
; -0.056 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.575      ;
; -0.046 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.565      ;
; -0.045 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.564      ;
; -0.040 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.559      ;
; -0.037 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.556      ;
; -0.037 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.556      ;
; -0.036 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.555      ;
; -0.035 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.554      ;
; -0.035 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.554      ;
; -0.034 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.553      ;
; -0.032 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.551      ;
; -0.031 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.550      ;
; -0.031 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.550      ;
; -0.028 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.547      ;
; -0.024 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.543      ;
; -0.015 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.534      ;
; -0.015 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.534      ;
; -0.009 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.528      ;
; -0.008 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.527      ;
; 0.040  ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.479      ;
; 0.045  ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.474      ;
; 0.046  ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.473      ;
; 0.049  ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.470      ;
; 0.051  ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.468      ;
; 0.052  ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.467      ;
; 0.054  ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.465      ;
; 0.054  ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.465      ;
; 0.056  ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.463      ;
; 0.056  ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.463      ;
; 0.160  ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.359      ;
; 0.160  ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.359      ;
; 0.160  ; ledLightning:inst4|direction ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.468     ; 0.359      ;
+--------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                    ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.012 ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.430      ;
; 0.135  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.577      ;
; 0.138  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.580      ;
; 0.201  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.643      ;
; 0.204  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.646      ;
; 0.267  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.709      ;
; 0.270  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.712      ;
; 0.297  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.298  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.300  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.306  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.333  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.775      ;
; 0.336  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.778      ;
; 0.372  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.491      ;
; 0.374  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.399  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.841      ;
; 0.402  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.844      ;
; 0.447  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.447  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.455  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.458  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.461  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.464  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.583      ;
; 0.465  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.153      ; 0.907      ;
; 0.467  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.510  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.510  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.513  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.632      ;
; 0.518  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.518  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.521  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.521  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.523  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.525  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.528  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.530  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.472      ;
; 0.533  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.533  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.576  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.695      ;
; 0.579  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.698      ;
; 0.584  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.584  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.586  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.705      ;
; 0.587  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.589  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.591  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.594  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.596  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.596  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.715      ;
; 0.599  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.599  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.718      ;
; 0.642  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.761      ;
; 0.645  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.764      ;
; 0.650  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.769      ;
; 0.652  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.771      ;
; 0.655  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.774      ;
; 0.657  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.776      ;
; 0.660  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.662  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.662  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.781      ;
; 0.663  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.605      ;
; 0.708  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.827      ;
; 0.711  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.830      ;
; 0.718  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.837      ;
; 0.721  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.840      ;
; 0.723  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.842      ;
; 0.726  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.668      ;
; 0.729  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.671      ;
; 0.774  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.893      ;
; 0.784  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.903      ;
; 0.792  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.734      ;
; 0.795  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.737      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.848  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.967      ;
; 0.858  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.800      ;
; 0.861  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.153      ; 0.803      ;
; 0.908  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.027      ;
; 0.908  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.027      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                                                                                                     ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ledLightning:inst4|direction ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.270 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.389      ;
; 0.272 ; ledLightning:inst4|Led[5]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.272 ; ledLightning:inst4|Led[6]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.274 ; ledLightning:inst4|Led[2]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.286 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.289 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.408      ;
; 0.291 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.410      ;
; 0.311 ; ledLightning:inst4|Led[3]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.317 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.436      ;
; 0.319 ; ledLightning:inst4|Led[7]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.438      ;
; 0.325 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|direction ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.329 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.448      ;
; 0.333 ; ledLightning:inst4|Led[4]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.452      ;
; 0.334 ; ledLightning:inst4|Led[8]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.453      ;
; 0.337 ; ledLightning:inst4|Led[1]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.343 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.462      ;
; 0.352 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.471      ;
; 0.355 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.474      ;
; 0.355 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.474      ;
; 0.355 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.474      ;
; 0.355 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.474      ;
; 0.356 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.475      ;
; 0.358 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.477      ;
; 0.359 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.478      ;
; 0.379 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.498      ;
; 0.383 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[8]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.502      ;
; 0.384 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[9]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.503      ;
; 0.385 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[1]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.504      ;
; 0.444 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[0]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.563      ;
; 0.456 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.492 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[7]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.492 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[5]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.492 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[2]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.492 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[3]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.611      ;
; 0.493 ; ledLightning:inst4|Led[9]    ; ledLightning:inst4|Led[4]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.493 ; ledLightning:inst4|direction ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.612      ;
; 0.515 ; ledLightning:inst4|Led[0]    ; ledLightning:inst4|Led[6]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.035      ; 0.634      ;
+-------+------------------------------+------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; -0.244 ; -0.060       ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[0]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[1]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[2]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[3]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[4]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[5]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[6]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[7]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[8]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[9]|clk                                                               ;
; -0.064 ; -0.064       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|direction|clk                                                            ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]        ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk          ;
; 0.011  ; 0.011        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[0]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[1]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[2]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[3]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[4]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[5]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[6]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[7]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[8]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|Led[9]                                                      ;
; 0.025  ; 0.241        ; 0.216          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; ledLightning:inst4|direction                                                   ;
; 0.175  ; 0.175        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|inclk[0]        ;
; 0.239  ; 0.239        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual~clkctrl|outclk          ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[0]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[1]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[2]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[3]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[4]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[5]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[6]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[7]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[8]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|Led[9]|clk                                                               ;
; 0.247  ; 0.247        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst4|direction|clk                                                            ;
; 0.398  ; 0.398        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.399  ; 0.399        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cout_actual|dataa                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|combout       ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2|combout ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|cin           ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~2|datab   ;
; 0.451  ; 0.451        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|datab            ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11~0|cin           ;
; 0.497  ; 0.497        ; 0.000          ; High Pulse Width ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                           ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                             ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                             ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                     ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                           ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 9999.785  ; 10000.001    ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 9999.813  ; 9999.997     ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 9999.993  ; 9999.993     ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 9999.999  ; 9999.999     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 9999.999  ; 9999.999     ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 10000.001 ; 10000.001    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                           ;
; 10000.001 ; 10000.001    ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                             ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 10000.007 ; 10000.007    ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[10] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[11] ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[1]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[2]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[3]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[4]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[5]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[6]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[7]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[8]  ;
; 19998.000 ; 20000.000    ; 2.000          ; Min Period       ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[9]  ;
+-----------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 5.410 ; 5.617 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.692 ; 4.636 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.626 ; 4.680 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 5.410 ; 5.617 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.609 ; 4.672 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.594 ; 4.635 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.591 ; 4.631 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.615 ; 4.651 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.719 ; 4.769 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.640 ; 4.683 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.644 ; 4.684 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.070 ; 4.108 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.167 ; 4.113 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.103 ; 4.155 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.889 ; 5.093 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.087 ; 4.147 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.074 ; 4.112 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.070 ; 4.108 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.094 ; 4.128 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.195 ; 4.242 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.119 ; 4.159 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.122 ; 4.160 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                            ;
+--------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                 ; -2.522  ; -0.093 ; N/A      ; N/A     ; -1.000              ;
;  clk_in                                                                                          ; N/A     ; N/A    ; N/A      ; N/A     ; 9.585               ;
;  inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.522  ; -0.093 ; N/A      ; N/A     ; 9999.750            ;
;  lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -1.175  ; 0.188  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                  ; -41.813 ; -0.093 ; 0.0      ; 0.0     ; -25.969             ;
;  clk_in                                                                                          ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0]                                                ; -30.264 ; -0.093 ; N/A      ; N/A     ; 0.000               ;
;  lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; -11.549 ; 0.000  ; N/A      ; N/A     ; -25.969             ;
+--------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.930 ; 9.103 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.845 ; 7.769 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.753 ; 7.819 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 8.930 ; 9.103 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.748 ; 7.808 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.716 ; 7.742 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.704 ; 7.739 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.719 ; 7.770 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.926 ; 7.958 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.756 ; 7.817 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 7.761 ; 7.817 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Led[*]    ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.070 ; 4.108 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[0]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.167 ; 4.113 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[1]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.103 ; 4.155 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[2]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.889 ; 5.093 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[3]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.087 ; 4.147 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[4]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.074 ; 4.112 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[5]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.070 ; 4.108 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[6]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.094 ; 4.128 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[7]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.195 ; 4.242 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[8]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.119 ; 4.159 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
;  Led[9]   ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 4.122 ; 4.160 ; Rise       ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Led[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Led[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; Led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Led[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; Led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 330      ; 0        ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 36       ; 36       ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 49       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 330      ; 0        ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; inst|altpll_component|auto_generated|pll1|clk[0]                                                ; 36       ; 36       ; 0        ; 0        ;
; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] ; 49       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Fri Mar 04 10:44:07 2016
Info: Command: quartus_sta Lab2 -c Lab2
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info: create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.522
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.522       -30.264 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.175       -11.549 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is 0.033
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.033         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.359         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000       -25.969 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
    Info:     9.825         0.000 clk_in 
    Info:  9999.756         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.075
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.075       -24.900 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.914        -8.758 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is -0.093
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.093        -0.093 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.311         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000       -20.794 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
    Info:     9.785         0.000 clk_in 
    Info:  9999.750         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info: Cell: inst3|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.246
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.246       -14.952 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.236        -1.866 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
Info: Worst-case hold slack is -0.012
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.012        -0.012 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.188         0.000 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000       -14.498 lpm_counter0:inst3|lpm_counter:LPM_COUNTER_component|cntr_rmj:auto_generated|counter_reg_bit[0] 
    Info:     9.585         0.000 clk_in 
    Info:  9999.785         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 281 megabytes
    Info: Processing ended: Fri Mar 04 10:44:30 2016
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:02


