{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540393117859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540393117867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 09:58:37 2018 " "Processing started: Wed Oct 24 09:58:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540393117867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393117867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_video -c nios_video " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_video -c nios_video" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393117867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540393119677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540393119678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/nios_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/nios_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_video-rtl " "Found design unit 1: nios_video-rtl" {  } { { "synthesis/nios_video.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/nios_video.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129824 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_video " "Found entity 1: nios_video" {  } { { "synthesis/nios_video.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/nios_video.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/nios_video_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/nios_video_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_video_rst_controller-rtl " "Found design unit 1: nios_video_rst_controller-rtl" {  } { { "synthesis/nios_video_rst_controller.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/nios_video_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129829 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_video_rst_controller " "Found entity 1: nios_video_rst_controller" {  } { { "synthesis/nios_video_rst_controller.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/nios_video_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/nios_video_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/nios_video_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_video_rst_controller_001-rtl " "Found design unit 1: nios_video_rst_controller_001-rtl" {  } { { "synthesis/nios_video_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/nios_video_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129833 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_video_rst_controller_001 " "Found entity 1: nios_video_rst_controller_001" {  } { { "synthesis/nios_video_rst_controller_001.vhd" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/nios_video_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_avalon_st_adapter " "Found entity 1: nios_video_avalon_st_adapter" {  } { { "synthesis/submodules/nios_video_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_avalon_st_adapter_channel_adapter_0 " "Found entity 1: nios_video_avalon_st_adapter_channel_adapter_0" {  } { { "synthesis/submodules/nios_video_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_irq_mapper " "Found entity 1: nios_video_irq_mapper" {  } { { "synthesis/submodules/nios_video_irq_mapper.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0 " "Found entity 1: nios_video_mm_interconnect_0" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_video_mm_interconnect_0_avalon_st_adapter_001" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_video_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_video_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_video_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_video_mm_interconnect_0_rsp_mux_002" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129964 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_video_mm_interconnect_0_rsp_mux_001" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_mux " "Found entity 1: nios_video_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_demux_007 " "Found entity 1: nios_video_mm_interconnect_0_rsp_demux_007" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_video_mm_interconnect_0_rsp_demux_003" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_video_mm_interconnect_0_rsp_demux_001" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_rsp_demux " "Found entity 1: nios_video_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_video_mm_interconnect_0_cmd_mux_003" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393129998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393129998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_video_mm_interconnect_0_cmd_mux_001" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_cmd_mux " "Found entity 1: nios_video_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_video_mm_interconnect_0_cmd_demux_002" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_video_mm_interconnect_0_cmd_demux_001" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_cmd_demux " "Found entity 1: nios_video_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130068 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130068 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130068 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130068 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130142 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_video_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_video_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_video_mm_interconnect_0_router_006_default_decode" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130155 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_mm_interconnect_0_router_006 " "Found entity 2: nios_video_mm_interconnect_0_router_006" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_video_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_video_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_video_mm_interconnect_0_router_004_default_decode" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130162 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_mm_interconnect_0_router_004 " "Found entity 2: nios_video_mm_interconnect_0_router_004" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_video_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_video_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_video_mm_interconnect_0_router_003_default_decode" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130168 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_mm_interconnect_0_router_003 " "Found entity 2: nios_video_mm_interconnect_0_router_003" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_video_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_video_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_video_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130175 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_mm_interconnect_0_router_002 " "Found entity 2: nios_video_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_video_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_video_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_video_mm_interconnect_0_router_001_default_decode" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130182 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_mm_interconnect_0_router_001 " "Found entity 2: nios_video_mm_interconnect_0_router_001" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_video_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_video_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_video_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1540393130186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_mm_interconnect_0_router_default_decode " "Found entity 1: nios_video_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130189 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_mm_interconnect_0_router " "Found entity 2: nios_video_mm_interconnect_0_router" {  } { { "synthesis/submodules/nios_video_mm_interconnect_0_router.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_video_vga_controller_0 " "Found entity 1: nios_video_video_vga_controller_0" {  } { { "synthesis/submodules/nios_video_video_vga_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_video_scaler_0 " "Found entity 1: nios_video_video_scaler_0" {  } { { "synthesis/submodules/nios_video_video_scaler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_video_rgb_resampler_0 " "Found entity 1: nios_video_video_rgb_resampler_0" {  } { { "synthesis/submodules/nios_video_video_rgb_resampler_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_video_pixel_buffer_dma_0 " "Found entity 1: nios_video_video_pixel_buffer_dma_0" {  } { { "synthesis/submodules/nios_video_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_video_dual_clock_buffer_0 " "Found entity 1: nios_video_video_dual_clock_buffer_0" {  } { { "synthesis/submodules/nios_video_video_dual_clock_buffer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_timer_0 " "Found entity 1: nios_video_timer_0" {  } { { "synthesis/submodules/nios_video_timer_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_sysid_qsys_0 " "Found entity 1: nios_video_sysid_qsys_0" {  } { { "synthesis/submodules/nios_video_sysid_qsys_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_onchip_memory2_0 " "Found entity 1: nios_video_onchip_memory2_0" {  } { { "synthesis/submodules/nios_video_onchip_memory2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0 " "Found entity 1: nios_video_nios2_gen2_0" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393130341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393130341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: nios_video_nios2_gen2_0_cpu_ic_data_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: nios_video_nios2_gen2_0_cpu_ic_tag_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_video_nios2_gen2_0_cpu_bht_module " "Found entity 3: nios_video_nios2_gen2_0_cpu_bht_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_video_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: nios_video_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_video_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: nios_video_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_video_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: nios_video_nios2_gen2_0_cpu_dc_tag_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_video_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: nios_video_nios2_gen2_0_cpu_dc_data_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_video_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: nios_video_nios2_gen2_0_cpu_dc_victim_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_video_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: nios_video_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_video_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: nios_video_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_video_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: nios_video_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_video_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: nios_video_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_video_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: nios_video_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_video_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: nios_video_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_video_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: nios_video_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_video_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios_video_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_video_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios_video_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_video_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios_video_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_video_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: nios_video_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_video_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: nios_video_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_video_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: nios_video_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_video_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: nios_video_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_video_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: nios_video_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_video_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: nios_video_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_video_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: nios_video_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_video_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: nios_video_nios2_gen2_0_cpu_nios2_oci" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_video_nios2_gen2_0_cpu " "Found entity 27: nios_video_nios2_gen2_0_cpu" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_video_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_video_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_video_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0_cpu_mult_cell " "Found entity 1: nios_video_nios2_gen2_0_cpu_mult_cell" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_video_nios2_gen2_0_cpu_test_bench" {  } { { "synthesis/submodules/nios_video_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/nios_video_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_new_sdram_controller_0_input_efifo_module " "Found entity 1: nios_video_new_sdram_controller_0_input_efifo_module" {  } { { "synthesis/submodules/nios_video_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131192 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_new_sdram_controller_0 " "Found entity 2: nios_video_new_sdram_controller_0" {  } { { "synthesis/submodules/nios_video_new_sdram_controller_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/nios_video_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_video_jtag_uart_0_sim_scfifo_w" {  } { { "synthesis/submodules/nios_video_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131215 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_jtag_uart_0_scfifo_w " "Found entity 2: nios_video_jtag_uart_0_scfifo_w" {  } { { "synthesis/submodules/nios_video_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131215 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_video_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_video_jtag_uart_0_sim_scfifo_r" {  } { { "synthesis/submodules/nios_video_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131215 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_video_jtag_uart_0_scfifo_r " "Found entity 4: nios_video_jtag_uart_0_scfifo_r" {  } { { "synthesis/submodules/nios_video_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131215 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_video_jtag_uart_0 " "Found entity 5: nios_video_jtag_uart_0" {  } { { "synthesis/submodules/nios_video_jtag_uart_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file synthesis/submodules/nios_video_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_altpll_0_dffpipe_l2c " "Found entity 1: nios_video_altpll_0_dffpipe_l2c" {  } { { "synthesis/submodules/nios_video_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131235 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_video_altpll_0_stdsync_sv6 " "Found entity 2: nios_video_altpll_0_stdsync_sv6" {  } { { "synthesis/submodules/nios_video_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131235 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_video_altpll_0_altpll_82g2 " "Found entity 3: nios_video_altpll_0_altpll_82g2" {  } { { "synthesis/submodules/nios_video_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131235 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_video_altpll_0 " "Found entity 4: nios_video_altpll_0" {  } { { "synthesis/submodules/nios_video_altpll_0.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_PIO_SW " "Found entity 1: nios_video_PIO_SW" {  } { { "synthesis/submodules/nios_video_PIO_SW.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_PIO_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/nios_video_pio_push.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/nios_video_pio_push.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_video_PIO_PUSH " "Found entity 1: nios_video_PIO_PUSH" {  } { { "synthesis/submodules/nios_video_PIO_PUSH.v" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/synthesis/submodules/nios_video_PIO_PUSH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540393131265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131265 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"pio_sw_export\";  expecting \")\", or \",\" nios_video_de10.vhdl(88) " "VHDL syntax error at nios_video_de10.vhdl(88) near text \"pio_sw_export\";  expecting \")\", or \",\"" {  } { { "nios_video_de10.vhdl" "" { Text "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/nios_video_de10.vhdl" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_video_de10.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file nios_video_de10.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131270 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/output_files/nios_video.map.smsg " "Generated suppressed messages file C:/Users/hiemenzpe/Documents/GitHub/Digital-System-Design-Projects/Lab-5/output_files/nios_video.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393131408 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540393133007 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 24 09:58:53 2018 " "Processing ended: Wed Oct 24 09:58:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540393133007 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540393133007 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540393133007 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393133007 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540393133722 ""}
