# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../P07_-_Memory_FSM.gen/sources_1/ip/BRAM/sim/BRAM.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
