
*** Running vivado
    with args -log uart_loopback.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source uart_loopback.tcl -notrace
Command: synth_design -top uart_loopback -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 674.191 ; gain = 177.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_loopback' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:3]
	Parameter c_CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter CLK_FRE bound to: 50 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:1]
	Parameter CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:3]
	Parameter CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/imports/new/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_loopback' (3#1) [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 738.219 ; gain = 241.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 738.219 ; gain = 241.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 738.219 ; gain = 241.191
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/constrs_1/new/uart_loopback_cstr.xdc]
Finished Parsing XDC File [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/constrs_1/new/uart_loopback_cstr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/constrs_1/new/uart_loopback_cstr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_loopback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_loopback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 867.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 867.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                               00 |                              000
          s_TX_START_BIT |                               01 |                              001
          s_TX_DATA_BITS |                               10 |                              010
           s_TX_STOP_BIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_loopback 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'tx_data_reg[7]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[6]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[5]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[4]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[3]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[2]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx_data_reg[1]' (FDCE) to 'tx_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[7]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[6]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[5]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[4]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[3]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[2]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'UART_TX_INST/r_Tx_Data_reg[1]' (FDE) to 'UART_TX_INST/r_Tx_Data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_INST/r_Tx_Data_reg[0] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[7]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[6]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[5]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[4]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[3]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[2]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[1]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'rx_data_reg[0]/Q' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.srcs/sources_1/new/uart_loopback.v:61]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 867.031 ; gain = 370.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     7|
|4     |LUT3 |    10|
|5     |LUT4 |     8|
|6     |LUT5 |    11|
|7     |LUT6 |    20|
|8     |FDCE |     1|
|9     |FDRE |    33|
|10    |IBUF |     3|
|11    |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |    99|
|2     |  UART_RX_INST |uart_rx |    52|
|3     |  UART_TX_INST |uart_tx |    37|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 867.180 ; gain = 241.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 867.180 ; gain = 370.152
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 879.387 ; gain = 588.051
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/VICTUS/Desktop/FPGAthi/Cau3/uart_hienthi_led/uart_loopback.runs/synth_1/uart_loopback.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_loopback_utilization_synth.rpt -pb uart_loopback_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 11:25:26 2025...
