<h1 align="center">🔰 Verilog Practice Questions 🔰</h1>

<p align="center">
A curated collection of Verilog HDL practice problems and examples — from beginner to advanced digital design.<br>
Perfect for students, hardware enthusiasts, and VLSI learners.
</p>

---

## 📘 Overview

| 🧩 Section | 📖 Description |
|:-----------|:----------------|
| **🎯 Objective** | Build a solid understanding of **Verilog HDL** through practical coding problems and design exercises. |
| **💡 What’s Inside** | A wide range of **practice questions** — from basic gates to advanced digital systems and FSMs. |
| **🧠 Learning Focus** | Syntax, testbench creation, simulation, and design verification. |
| **⚙️ Tools Recommended** | Icarus Verilog, ModelSim, Vivado, or any Verilog-compatible simulator. |

---

## 📂 Repository Structure

| 📁 Folder | 📜 Description |
|:----------|:----------------|
| `01_basics/` | Simple Verilog modules — gates, mux, decoders, and adders. |
| `02_combinational/` | Practice on combinational circuits and dataflow modeling. |
| `03_sequential/` | Flip-flops, counters, and shift registers. |
| `04_fsm/` | Finite State Machine (FSM) design and simulation problems. |
| `05_testbench/` | Testbench examples for simulation and verification. |
| `06_projects/` | Small Verilog design projects and mini assignments. |

---

## 🚀 How to Use

| Step | Command / Action |
|:-----|:----------------|
| **1️⃣ Clone the repo** | `git clone https://github.com/yourusername/verilog-practice.git` |
| **2️⃣ Enter directory** | `cd verilog-practice` |
| **3️⃣ Open files** | Use any text editor or HDL IDE (VS Code, Vivado, ModelSim, etc.) |
| **4️⃣ Simulate** | Run using `iverilog filename.v` and view output with `vvp a.out` |

---

