module led8_module
(
    CLK, RSTn, LED_Out
);

	input CLK;
   input RSTn;
   output [7:0]LED_Out;
	 
   parameter T100MS = 23'd5_000_000;
	reg [22:0]Count;
	reg [7:0]rLED_Out;
	 
   always @ ( posedge CLK or negedge RSTn )
		if( !RSTn )	
			Count <= 23'd0;
			rLED_Out <= 8'b001;
	   else if( Count == T100MS )
			begin
				Count <= 23'd0;				  
				if( rLED_Out == 8'b000 )
					rLED_Out <= 8'b001;
				else
					rLED_Out <= {rLED_Out[0],rLED_Out[7:1]};	//
			 end
	    else
	        Count <= Count + 1'b1;
	        
	assign LED_Out = rLED_Out;
      
endmodule
