// Seed: 4207001779
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  logic id_4, id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_4 = 32'd32,
    parameter id_5 = 32'd22,
    parameter id_8 = 32'd81
) (
    output logic id_0,
    input wand _id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri1 _id_4,
    input tri1 _id_5,
    output tri1 id_6
);
  wire [-1 : id_5] _id_8;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_2
  );
  assign modCall_1.id_2 = 0;
  wire  [id_8 : id_1] id_9;
  logic [  1 : 1 'b0] id_10[1 : -1  &&  -1  >  id_4];
  ;
  always_latch @(*) id_0 = id_1;
endmodule
