0.6
2018.2
Jun 14 2018
20:07:38
/home/ubospica/develop/cpu/Hummingbird/riscv/sim/testbench.v,1641056172,verilog,,,,testbench,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/block_ram/block_ram.v,1641566656,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/cpu.v,,dual_port_ram_sync;single_port_ram_sync,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/fifo/fifo.v,1636962040,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/hci.v,,fifo,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart.v,1636962040,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart_baud_clk.v,,uart,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart_baud_clk.v,1636962040,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart_rx.v,,uart_baud_clk,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart_rx.v,1636962040,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart_tx.v,,uart_rx,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart_tx.v,1636962040,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/riscv_top.v,,uart_tx,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/cpu.v,1640124748,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/fifo/fifo.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,cpu,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/hci.v,1638394858,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/ram.v,,hci,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/ram.v,1638383392,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart.v,,ram,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/riscv_top.v,1638383400,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/uart/uart.v,,riscv_top,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/ALU.v,1641655516,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/Decoder.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,ALU,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/Decoder.v,1639524108,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/Dispatcher.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,Decoder,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/Dispatcher.v,1641021444,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/ICache.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,Dispatcher,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/ICache.v,1640126156,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/IF.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,ICache,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/IF.v,1641039370,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/InstQueue.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,IF,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/InstQueue.v,1641063568,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/LSBuffer.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,InstQueue,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/LSBuffer.v,1641056772,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/LSCtrl.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,LSBuffer,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/LSCtrl.v,1641060384,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/MemCtrl.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,LSCtrl,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/MemCtrl.v,1641278374,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/ROB.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,MemCtrl,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/ROB.v,1641061048,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/RS.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,ROB,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/RS.v,1641021260,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/RegFile.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,RS,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/RegFile.v,1641021764,verilog,,/home/ubospica/develop/cpu/Hummingbird/riscv/src/common/block_ram/block_ram.v,/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,RegFile,,,../../../../../../riscv/ctrl;../../../../../../riscv/src/structure;../../../../../../riscv/sys,,,,,
/home/ubospica/develop/cpu/Hummingbird/riscv/src/structure/define.vh,1640120156,verilog,,,,,,,,,,,,
/home/ubospica/develop/cpu/Hummingbird/vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
