Info: Starting: Create simulation model
Info: qsys-generate C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1\simulation --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SRAM_FPGA/sram1.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sram1: Generating sram1 "sram1" for SIM_VHDL
Info: sram_0: Starting Generation of the SRAM Controller
Warning: sram_0: No files generated for fileset SIM_VHDL
Info: sram_0: "sram1" instantiated altera_up_avalon_sram "sram_0"
Info: sram1: Done "sram1" with 2 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1\sram1.spd --output-directory=C:/intelFPGA_lite/Internship/SRAM_FPGA/sram1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1\sram1.spd --output-directory=C:/intelFPGA_lite/Internship/SRAM_FPGA/sram1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/Internship/SRAM_FPGA/sram1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/Internship/SRAM_FPGA/sram1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/Internship/SRAM_FPGA/sram1/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1 --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SRAM_FPGA/sram1.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1.qsys --synthesis=VHDL --output-directory=C:\intelFPGA_lite\Internship\SRAM_FPGA\sram1\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SRAM_FPGA/sram1.qsys
Progress: Reading input file
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sram1: Generating sram1 "sram1" for QUARTUS_SYNTH
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "sram1" instantiated altera_up_avalon_sram "sram_0"
Info: sram1: Done "sram1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
