<dec f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='54' type='9'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1048' u='r' c='_ZNK4llvm12MachineInstr14isInsertSubregEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1117' c='_ZNK4llvm12MachineInstr11isTransientEv'/>
<doc f='llvm/llvm/include/llvm/Support/TargetOpcodes.def' l='48'>/// INSERT_SUBREG - This instruction takes three operands: a register that
/// has subregisters, a register providing an insert value, and a
/// subregister index. It returns the value of the first register with the
/// value of the second register inserted. The first register is often
/// defined by an IMPLICIT_DEF, because it is commonly used to implement
/// anyext operations on target architectures which support it.</doc>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='144' c='_ZL14lowersToCopiesRKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='167' c='_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='245' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='321' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='218' c='_ZN12_GLOBAL__N_112ExpandPostRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1095' c='_ZL15getCopyRewriterRN4llvm12MachineInstrERKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='549' u='r' c='_ZN4llvm12InstrEmitter14EmitSubregNodeEPNS_6SDNodeERNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEEbb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='790' u='r' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='258' c='_ZN4llvm21ResourcePriorityQueue19isResourceAvailableEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ResourcePriorityQueue.cpp' l='297' c='_ZN4llvm21ResourcePriorityQueue16reserveResourcesEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2035' u='r' c='_ZNK12_GLOBAL__N_118RegReductionPQBase15getNodePriorityEPKN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2250' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2278' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase15unscheduledNodeEPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2715' u='r' c='_ZL19canEnableCoalescingPN4llvm5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='3105' u='r' c='_ZN12_GLOBAL__N_118RegReductionPQBase20AddPseudoTwoAddrDepsEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='8124' u='r' c='_ZN4llvm12SelectionDAG21getTargetInsertSubregEiRKNS_5SDLocENS_3EVTENS_7SDValueES5_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='2309' u='r' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector18emitScalarToVectorEjPKN4llvm19TargetRegisterClassEjRNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='695' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='2323' c='_ZNK4llvm16HexagonInstrInfo17isLateResultInstrERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='109' c='_ZN4llvm17VLIWResourceModel19isResourceAvailableEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='162' c='_ZN4llvm17VLIWResourceModel16reserveResourcesEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='6193' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel17PeepholePPC64ZExtEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='6280' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel17PeepholePPC64ZExtEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXSwapRemoval.cpp' l='427' c='_ZN12_GLOBAL__N_117PPCVSXSwapRemoval24gatherVectorInstructionsEv'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2751' u='r' c='_ZL13LowerF128LoadN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='2756' u='r' c='_ZL13LowerF128LoadN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='614' u='a' c='_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='615' u='r' c='_ZN12_GLOBAL__N_121X86DomainReassignment14initConvertersEv'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1215' c='_ZL15isDataInvariantRN4llvm12MachineInstrE'/>
