-- VHDL Entity Poetic_test.poetic_tester.interface
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 16:54:53 17.06.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY poetic_tester IS
    GENERIC( 
        adcBitNb : integer := 12
    );
    PORT( 
        CS_n     : IN     std_ulogic;
        Data     : IN     std_ulogic_vector (adcBitNb-1 DOWNTO 0);
        clockOut : IN     std_ulogic;
        SDO      : OUT    std_ulogic;
        clock    : OUT    std_ulogic;
        enable   : OUT    std_ulogic;
        reset    : OUT    std_ulogic;
        trigger  : OUT    std_ulogic
    );

-- Declarations

END poetic_tester ;

