#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Aug  8 21:46:26 2021
# Process ID: 21300
# Current directory: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16348 C:\Users\gabri\OneDrive\Desktop\Semester 2 2021\CSSE4010\prac1\prac1.xpr
# Log file: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/vivado.log
# Journal file: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 998.844 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_and2or' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_and2or_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and2or'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
"xelab -wto dc71ed3e2d7a450b9484ba6a894cf748 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_and2or_behav xil_defaultlib.test_and2or -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dc71ed3e2d7a450b9484ba6a894cf748 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_and2or_behav xil_defaultlib.test_and2or -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.and2gate [and2gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or2gate [or2gate_default]
Compiling architecture mixed of entity xil_defaultlib.and2or [and2or_default]
Compiling architecture behavioral of entity xil_defaultlib.test_and2or
Built simulation snapshot test_and2or_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/gabri/OneDrive/Desktop/Semester -notrace
couldn't read file "C:/Users/gabri/OneDrive/Desktop/Semester": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Aug  8 22:47:03 2021...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 998.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_and2or_behav -key {Behavioral:sim_1:Functional:test_and2or} -tclbatch {test_and2or.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_and2or.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30ps
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 998.844 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_and2or_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30ps
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 998.844 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Aug  8 22:51:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Aug  8 22:53:11 2021] Launched impl_1...
Run output will be captured here: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1023.852 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 1251.680 ; gain = 252.836
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.848 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1720.848 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1720.848 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1742.648 ; gain = 21.801
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: and2or
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2060.141 ; gain = 227.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'and2or' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd:13]
INFO: [Synth 8-3491] module 'and2gate' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2gate.vhd:34' bound to instance 'g1' of component 'and2gate' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd:38]
INFO: [Synth 8-638] synthesizing module 'and2gate' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2gate.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'and2gate' (1#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2gate.vhd:40]
INFO: [Synth 8-3491] module 'and2gate' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2gate.vhd:34' bound to instance 'g2' of component 'and2gate' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd:45]
INFO: [Synth 8-3491] module 'or2gate' declared at 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/or2gate.vhd:30' bound to instance 'g3' of component 'or2gate' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd:47]
INFO: [Synth 8-638] synthesizing module 'or2gate' [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/or2gate.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'or2gate' (2#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/or2gate.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'and2or' (3#1) [C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.152 ; gain = 279.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2135.043 ; gain = 302.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2135.043 ; gain = 302.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2201.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2209.383 ; gain = 377.086
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2209.383 ; gain = 377.086
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.684 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_and2or' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_and2or_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and2or'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
"xelab -wto dc71ed3e2d7a450b9484ba6a894cf748 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_and2or_behav xil_defaultlib.test_and2or -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dc71ed3e2d7a450b9484ba6a894cf748 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_and2or_behav xil_defaultlib.test_and2or -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.and2gate [and2gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or2gate [or2gate_default]
Compiling architecture mixed of entity xil_defaultlib.and2or [and2or_default]
Compiling architecture behavioral of entity xil_defaultlib.test_and2or
Built simulation snapshot test_and2or_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_and2or_behav -key {Behavioral:sim_1:Functional:test_and2or} -tclbatch {test_and2or.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_and2or.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30ps
Error: bad gate - stuck at 1
Time: 10 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 20 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 30 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_and2or_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30ps
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.672 ; gain = 0.988
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Error: bad gate - stuck at 1
Time: 10 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 20 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 30 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 0
Time: 40 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 50 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 60 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 70 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 0
Time: 80 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 90 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 100 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 110 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 0
Time: 120 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ps
Error: bad gate - stuck at 1
Time: 10 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 20 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 30 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 0
Time: 40 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 50 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 60 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 70 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 0
Time: 80 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 90 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 1
Time: 100 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
run 100 ps
Error: bad gate - stuck at 1
Time: 110 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
Error: bad gate - stuck at 0
Time: 120 ps  Iteration: 0  Process: /test_and2or/input_gen  File: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sim_1/new/test_and2or.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_and2or' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_and2or_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.srcs/sources_1/new/and2orgatemixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and2or'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
"xelab -wto dc71ed3e2d7a450b9484ba6a894cf748 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_and2or_behav xil_defaultlib.test_and2or -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dc71ed3e2d7a450b9484ba6a894cf748 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_and2or_behav xil_defaultlib.test_and2or -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.and2gate [and2gate_default]
Compiling architecture behavioral of entity xil_defaultlib.or2gate [or2gate_default]
Compiling architecture mixed of entity xil_defaultlib.and2or [and2or_default]
Compiling architecture behavioral of entity xil_defaultlib.test_and2or
Built simulation snapshot test_and2or_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_and2or_behav -key {Behavioral:sim_1:Functional:test_and2or} -tclbatch {test_and2or.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source test_and2or.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_and2or_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30ps
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2260.066 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Aug  8 23:08:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Aug  8 23:09:41 2021] Launched impl_1...
Run output will be captured here: C:/Users/gabri/OneDrive/Desktop/Semester 2 2021/CSSE4010/prac1/prac1.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2260.066 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2275.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2345.688 ; gain = 85.621
report_utilization -name utilization_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 11 08:56:22 2021...
