{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675482378116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675482378149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 09:16:17 2023 " "Processing started: Sat Feb 04 09:16:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675482378149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482378149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clrsensor -c clrsensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off clrsensor -c clrsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482378149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675482381187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675482381187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clrsensor.v 1 1 " "Found 1 design units, including 1 entities, in source file clrsensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clrsensor " "Found entity 1: clrsensor" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675482405637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482405637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA Xbee.v(6) " "Verilog HDL Declaration information at Xbee.v(6): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "Xbee.v" "" { Text "E:/e-yantra/clrsensor/Xbee.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675482405640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xbee.v 1 1 " "Found 1 design units, including 1 entities, in source file xbee.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xbee " "Found entity 1: Xbee" {  } { { "Xbee.v" "" { Text "E:/e-yantra/clrsensor/Xbee.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675482405642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482405642 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clrsensor.v(46) " "Verilog HDL Instantiation warning at clrsensor.v(46): instance has no name" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1675482405644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clrsensor " "Elaborating entity \"clrsensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675482406020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 clrsensor.v(63) " "Verilog HDL assignment warning at clrsensor.v(63): truncated value with size 32 to match size of target (15)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406033 "|clrsensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 clrsensor.v(84) " "Verilog HDL assignment warning at clrsensor.v(84): truncated value with size 32 to match size of target (15)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406035 "|clrsensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 clrsensor.v(105) " "Verilog HDL assignment warning at clrsensor.v(105): truncated value with size 32 to match size of target (15)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406035 "|clrsensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clrsensor.v(120) " "Verilog HDL assignment warning at clrsensor.v(120): truncated value with size 32 to match size of target (8)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406036 "|clrsensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clrsensor.v(138) " "Verilog HDL assignment warning at clrsensor.v(138): truncated value with size 32 to match size of target (8)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406036 "|clrsensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clrsensor.v(156) " "Verilog HDL assignment warning at clrsensor.v(156): truncated value with size 32 to match size of target (8)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406038 "|clrsensor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clrsensor.v(177) " "Verilog HDL assignment warning at clrsensor.v(177): truncated value with size 32 to match size of target (8)" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675482406039 "|clrsensor"}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "clrsensor.v(202) " "Verilog HDL error at clrsensor.v(202): part-select direction is opposite from prefix index direction" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 202 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1675482406040 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "display clrsensor.v(202) " "HDL info at clrsensor.v(202): see declaration for object \"display\"" {  } { { "clrsensor.v" "" { Text "E:/e-yantra/clrsensor/clrsensor.v" 202 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675482406040 "|clrsensor"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675482406041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/e-yantra/clrsensor/output_files/clrsensor.map.smsg " "Generated suppressed messages file E:/e-yantra/clrsensor/output_files/clrsensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482406117 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675482406257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 04 09:16:46 2023 " "Processing ended: Sat Feb 04 09:16:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675482406257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675482406257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675482406257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482406257 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675482407026 ""}
