Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Thu Oct 23 15:36:37 2025
| Host             : weslie running 64-bit major release  (build 9200)
| Command          : report_power -file udp_stack_top_power_routed.rpt -pb udp_stack_top_power_summary_routed.pb -rpx udp_stack_top_power_routed.rpx
| Design           : udp_stack_top
| Device           : xcvu5p-flvb2104-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.816        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.161        |
| Device Static (W)        | 1.655        |
| Effective TJA (C/W)      | 0.6          |
| Max Ambient (C)          | 99.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        4 |       --- |             --- |
| CLB Logic                |     0.008 |     9616 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3518 |    600577 |            0.59 |
|   CARRY8                 |    <0.001 |      377 |     98520 |            0.38 |
|   Register               |    <0.001 |     4703 |   1201154 |            0.39 |
|   LUT as Distributed RAM |    <0.001 |      160 |    394560 |            0.04 |
|   LUT as Shift Register  |    <0.001 |       74 |    394560 |            0.02 |
|   Others                 |     0.000 |      161 |       --- |             --- |
| Signals                  |     0.019 |     9134 |       --- |             --- |
| Block RAM                |     0.034 |     32.5 |      1024 |            3.17 |
| I/O                      |     0.074 |      449 |       702 |           63.96 |
| Static Power             |     1.655 |          |           |                 |
| Total                    |     1.816 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.634 |       0.100 |      0.533 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.179 |       0.004 |      0.175 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.012 |       0.002 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.441 |       0.000 |      0.441 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.150 |       0.027 |      0.123 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.012 |       0.012 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+--------------+-----------------+
| Clock        | Domain       | Constraint (ns) |
+--------------+--------------+-----------------+
| rx_axis_aclk | rx_axis_aclk |             6.4 |
| tx_axis_aclk | tx_axis_aclk |             6.4 |
+--------------+--------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| udp_stack_top            |     0.161 |
|   u_eth_frame_rx         |     0.021 |
|     ip_rx                |     0.002 |
|     ip_rx_mode           |     0.001 |
|     mac_rx               |     0.001 |
|     rx_mac_mode          |     0.001 |
|     u_arp_table          |     0.001 |
|     u_us_arp_rx          |     0.001 |
|     udp_rx               |     0.012 |
|       udp_data_fifo      |     0.006 |
|       udp_length_fifo    |     0.001 |
|   u_eth_frame_tx         |     0.050 |
|     tx_arp               |     0.001 |
|     tx_ip                |     0.019 |
|       ip_head            |     0.002 |
|       ip_send            |     0.005 |
|       ip_stream_inst     |     0.007 |
|     tx_mac               |     0.017 |
|       mac_send           |     0.007 |
|       u_eth_axis_fifo    |     0.007 |
|     tx_udp               |     0.013 |
|       udp_checkpayload   |     0.001 |
|       udp_payload        |     0.004 |
|   u_us_icmp_reply        |     0.008 |
|     icmp_payload         |     0.005 |
|       xpm_fifo_sync_inst |     0.005 |
+--------------------------+-----------+


