// Seed: 2044920084
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri id_5,
    input wor id_6
);
  wire id_8;
endmodule
module module_1 (
    input  logic id_0,
    input  wire  id_1,
    input  tri0  id_2,
    input  wire  id_3,
    input  logic id_4,
    output logic id_5,
    input  tri0  id_6,
    output wor   id_7
);
  final
    if (id_6 ? id_2 : (1'b0))
      if (-1) id_5 = id_4;
      else if (id_4 - -1) id_5 <= 1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_1,
      id_7,
      id_6,
      id_1
  );
  assign modCall_1.id_6 = 0;
  assign id_5.id_0 = -1'b0;
  wire id_9;
endmodule
