[{"chunk_id": "info_e1be68", "title": "EC60297: Vlsi Interconnects - Quick Facts", "text": "EC60297\nCourse name | VLSI INTERCONNECTS\nOffered by | Electronics & Electrical Communication Engineering\nCredits | 3\nL-T-P | 3-0-0\nPrevious Year Grade Distribution\n{{{grades}}}\nSemester | {{{semester}}}", "page": "EC60297: Vlsi Interconnects"}, {"chunk_id": "1dd6ba7f", "title": "Syllabus mentioned in ERP", "text": "Pre-requisites: EC30004 Introduction: Moores law, Technological trends, Interconnect scaling, 3D-interconnect view; Interconnect delay modeling: Typical interconnect structure, Extraction of interconnect parameters, modeling interconnect drivers, switch-level RC model, effective capacitance modeling; Interconnection Length Prediction: Rents rule and parameter, Technology extrapolation, performance prediction, Interconnect-power and power modeling; Inductance of Interconnects: Increasing the effects of inductance, skin effect and its influence on resistance and inductance, Partial element equivalent circuit (PEEC) method; Driving interconnect for circuit speed optimization: Evolution of the speed optimization problem, logical effort method, Wire sizing, spacing. Driving RC trees; Crosstalk noise: Crosstalk configuration, DC noise margins, Reasons for high delay uncertainty, switch factor modeling of delay uncertainty, Buffer insertion for noise; Routing topology generation for speed optimization: New approaches in routing topology generation. Width optimization based on separability /monotonicity properties;", "page": "EC60297: Vlsi Interconnects"}, {"chunk_id": "5eacff1e", "title": "Time Table", "text": "Day | 8:00-8:55 am | 9:00-9:55 am | 10:00-10:55 am | 11:00-11:55 am | 12:00-12:55 pm | 2:00-2:55 pm | 3:00-3:55 pm | 4:00-4:55 pm | 5:00-5:55 pm\nMonday\nTuesday\nWednesday | F101\nThursday | F101\nFriday | F101", "page": "EC60297: Vlsi Interconnects"}]