// Seed: 852923521
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4
);
  type_6(
      1, id_2
  );
  assign id_3[1'h0] = 1;
  assign id_2 = 1;
endmodule
`undef pp_5
