# VHDL modules
This repository contains various vhdl modules designed during my VLSI academic courses. A short description about each module can be found inside the source code. All the modules have been verified with the included testbenches, written in Verilog or SystemVerilog.