psSimBaseName                      	tb
pDaiDir                            	/homes/grad/li3939108/DFG_ILP/test/verilog/resources/mul_ex_12bit/tb.daidir
destPath                           	csrc/
hsMainFileCount                    	0
hsMainFileName                     	dummy
hsAuxFileName                      	dummy
hsimDlpPartitionFilename           	0
fNewdaidirpath                     	0
fHsimSdfData                       	0
fHsimDumpFlatData                  	1
fHsimDumpElabData                  	1
fHsimDumpOffsetData                	0
fNoOfsOpt                          	0
fHsimDynamicElab                   	1
fHsimDynamicElabDiag               	0
fHsimPrintPats                     	1
fHsimDiag                          	0
fHsimAggressiveCodegenForDelays    	1
fHsimAggressiveCgNtcDelays         	1
fHsimCgDelaysDiag                  	0
fHsimCodegenForVectors             	1
fHsimUdpsched                      	0
fHsimRtl                           	0
fHsimMasterNodesOpt                	0
fHsimTransOpt                      	1
fHsimNoPortOBN                     	0
fHsimGateGroup                     	0
fHsimConst                         	1
fHsimCcnOpt                        	1
fHsimCcnOpt2                       	1
fHsimCcnOpt3                       	0
fHsimCcnOpt4                       	0
fHsimCcnOptDiag                    	0
fHsimCcn                           	1
fHsimDynamicCcn                    	0
fHsimDynamicCcnHeur                	1
fHsimPvcs                          	0
fHsimTestBoundaryConditions1       	0
fHsimTestBoundaryConditions2       	0
fHsimTestBoundaryConditions3       	0
fHsimInsertSched0ForLhsSelects     	1
fHsimVectors                       	1
fHsimOde                           	0
fHsimOde4State                     	0
fHsimOdeDiag                       	0
fHsimDbsList                       	0
fHsimCodeShare                     	0
fHsimVpdOptVec                     	1
fHsimPVCS                          	0
fHsimVpdOptGate                    	0
fHsimVpdOptDelay                   	0
fHsimVpdOptDiag                    	0
fHsimVpdOptDiagV                   	0
fHsimCbkOptVec                     	1
fHsimCbkOptVecWithVcsd             	0
fHsimCbkOptDiag                    	0
fHsimVcdOptVec                     	1
fHsimVcdOptDiag                    	0
fHsimByRefIBN                      	1
fHsimWireMda                       	1
fHsimForceCbkVec                   	0
fHsimUseRootInterval               	0
fHsimLowPower                      	0
fHsimLowPowerDumpOnly              	0
fHsimLowPowerDiag                  	0
fHsimVcsElab                       	1
fHsimIncr                          	1
fHsimIncrDebug                     	0
fHsimCbkOpt                        	1
fFrcRelCbk                         	1
fGblMSah                           	0
fGblMSTe                           	0
fGblIntPe                          	0
fGblTe                             	0
fGblPe                             	0
dGblTeE                            	1.000000
dGblTeR                            	1.000000
dGblPeE                            	1.000000
dGblPeR                            	1.000000
iPulseR                            	100
iPulseE                            	100
iTransR                            	100
iTransE                            	100
fPulserrWarn                       	1
hsMtmSpec                          	0
hsim_noschedinl                    	0
hsim_hdbs                          	4096
eval_order_seq                     	0
simorder_light                     	0
partialelab                        	0
fHsimGenObj                        	1
hsim_csdf                          	-2147483648
fPulseOpt                          	0
fGblPulseOnD                       	0
fGblPulseOnE                       	0
fprofile                           	0
fVCSiFlow                          	0
fVCSfpgaFlow                       	0
fPreserveDaidir                    	1
fSystemVCSEnabled                  	1
fHsimLevelize                      	0
fHsimCompressData                  	0
fHsimIgnoreCaps                    	0
fHsimSched0                        	0
fHsimLargeBc                       	0
fHsimMMDebug                       	0
fHsimMMLimit                       	0
hsimMMLimit                        	0
fHsimAmsFusionEnabled              	0
fHsimBcOpt                         	1
fHsimBcOptDebug                    	0
fHsimBfuseFast                     	1
fHsimParallelElab                  	0
fHsimInterconFE                    	1
fHsimNewCSDF                       	0
fHsimMxOpt                         	1
fHsimModpathFE                     	0
fHsimMPPackDelay                   	0
fHsimOptMPDelayLoad                	0
fHsimCbkMemOpt                     	0
fHsimCbkMemOptDebug                	0
fHsimOldDir                        	1
fHsimSeqPrimCg                     	1
fHsimDiagPats                      	0
fHsimDbg                           	3
