Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 16:22:39 2025
| Host         : R328-40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 309 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: tone_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1312 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.463        0.000                      0                  450        0.105        0.000                      0                  450        4.500        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.463        0.000                      0                  450        0.105        0.000                      0                  450        4.500        0.000                       0                   327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.901    10.375    tone_counter[31]_i_1_n_0
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[16]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.838    tone_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.901    10.375    tone_counter[31]_i_1_n_0
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[17]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.838    tone_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.901    10.375    tone_counter[31]_i_1_n_0
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.838    tone_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.901    10.375    tone_counter[31]_i_1_n_0
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[29]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.838    tone_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.901    10.375    tone_counter[31]_i_1_n_0
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[30]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.838    tone_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 1.076ns (20.315%)  route 4.220ns (79.685%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.901    10.375    tone_counter[31]_i_1_n_0
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[31]/C
                         clock pessimism              0.298    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X13Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.838    tone_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.076ns (21.068%)  route 4.031ns (78.932%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.712    10.185    tone_counter[31]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  tone_counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  tone_counter_reg[21]/C
                         clock pessimism              0.276    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X12Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.852    tone_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.076ns (21.068%)  route 4.031ns (78.932%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.712    10.185    tone_counter[31]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  tone_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  tone_counter_reg[22]/C
                         clock pessimism              0.276    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X12Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.852    tone_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.076ns (21.627%)  route 3.899ns (78.373%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.580    10.054    tone_counter[31]_i_1_n_0
    SLICE_X15Y19         FDCE                                         r  tone_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  tone_counter_reg[18]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X15Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.814    tone_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 tone_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.076ns (21.627%)  route 3.899ns (78.373%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X13Y19         FDCE                                         r  tone_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  tone_counter_reg[20]/Q
                         net (fo=3, routed)           0.915     6.449    tone_counter_reg_n_0_[20]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.573 r  tone_freq[20]_i_13/O
                         net (fo=1, routed)           0.593     7.166    tone_freq[20]_i_13_n_0
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  tone_freq[20]_i_9/O
                         net (fo=1, routed)           0.784     8.074    tone_freq[20]_i_9_n_0
    SLICE_X15Y17         LUT4 (Prop_lut4_I3_O)        0.124     8.198 f  tone_freq[20]_i_3/O
                         net (fo=5, routed)           0.752     8.950    tone_freq[20]_i_3_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.074 r  tone_counter[31]_i_4/O
                         net (fo=33, routed)          0.276     9.350    tone_counter[31]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124     9.474 r  tone_counter[31]_i_1/O
                         net (fo=32, routed)          0.580    10.054    tone_counter[31]_i_1_n_0
    SLICE_X15Y19         FDCE                                         r  tone_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X15Y19         FDCE                                         r  tone_counter_reg[19]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X15Y19         FDCE (Setup_fdce_C_CE)      -0.205    14.814    tone_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  4.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.311%)  route 0.275ns (59.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    kbd_decoder/clk_IBUF_BUFG
    SLICE_X32Y8          FDCE                                         r  kbd_decoder/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kbd_decoder/key_reg[4]/Q
                         net (fo=17, routed)          0.275     1.862    kbd_decoder/key_reg_n_0_[4]
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.907 r  kbd_decoder/key_down[46]_i_1/O
                         net (fo=1, routed)           0.000     1.907    kbd_decoder/p_0_in[46]
    SLICE_X37Y7          FDCE                                         r  kbd_decoder/key_down_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    kbd_decoder/clk_IBUF_BUFG
    SLICE_X37Y7          FDCE                                         r  kbd_decoder/key_down_reg[46]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y7          FDCE (Hold_fdce_C_D)         0.092     1.801    kbd_decoder/key_down_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 frame_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  frame_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  frame_count_reg[4]/Q
                         net (fo=5, routed)           0.099     1.716    frame_count[4]
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.761 r  frame_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    frame_count[2]_i_1_n_0
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[2]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.610    frame_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 jump_sync0_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jump_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X10Y17         FDCE                                         r  jump_sync0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  jump_sync0_reg/Q
                         net (fo=1, routed)           0.117     1.724    jump_sync0
    SLICE_X8Y17          FDCE                                         r  jump_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X8Y17          FDCE                                         r  jump_sync1_reg/C
                         clock pessimism             -0.478     1.477    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.059     1.536    jump_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 frame_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.207%)  route 0.085ns (28.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.164     1.640 r  frame_count_reg[2]/Q
                         net (fo=5, routed)           0.085     1.725    frame_count[2]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  frame_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    frame_count[4]_i_1_n_0
    SLICE_X61Y9          FDCE                                         r  frame_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  frame_count_reg[4]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.092     1.581    frame_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tone_active_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tone_freq_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.817%)  route 0.136ns (42.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X9Y18          FDCE                                         r  tone_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141     1.583 r  tone_active_reg/Q
                         net (fo=16, routed)          0.136     1.719    tone_active_reg_n_0
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  tone_freq[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    tone_freq1_out[1]
    SLICE_X8Y18          FDCE                                         r  tone_freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  tone_freq_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.120     1.575    tone_freq_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_in_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/op/pb_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  kbd_decoder/op/pb_in_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y9          FDRE (Prop_fdre_C_Q)         0.128     1.573 f  kbd_decoder/op/pb_in_delay_reg/Q
                         net (fo=1, routed)           0.054     1.628    kbd_decoder/op/pb_in_delay
    SLICE_X33Y9          LUT2 (Prop_lut2_I1_O)        0.099     1.727 r  kbd_decoder/op/pb_out_i_1/O
                         net (fo=1, routed)           0.000     1.727    kbd_decoder/op/pb_out_i_1_n_0
    SLICE_X33Y9          FDRE                                         r  kbd_decoder/op/pb_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.831     1.958    kbd_decoder/op/clk_IBUF_BUFG
    SLICE_X33Y9          FDRE                                         r  kbd_decoder/op/pb_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y9          FDRE (Hold_fdre_C_D)         0.091     1.536    kbd_decoder/op/pb_out_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 frame_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  frame_count_reg[0]/Q
                         net (fo=7, routed)           0.143     1.760    frame_count[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  frame_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.805    frame_count[3]_i_1_n_0
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[3]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.120     1.609    frame_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.563     1.446    db_jump/clk_IBUF_BUFG
    SLICE_X47Y8          FDRE                                         r  db_jump/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  db_jump/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.127     1.714    db_jump/shift_reg_reg_n_0_[2]
    SLICE_X46Y8          FDRE                                         r  db_jump/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    db_jump/clk_IBUF_BUFG
    SLICE_X46Y8          FDRE                                         r  db_jump/shift_reg_reg[3]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.059     1.518    db_jump/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 frame_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.919%)  route 0.147ns (44.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X61Y9          FDCE                                         r  frame_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  frame_count_reg[0]/Q
                         net (fo=7, routed)           0.147     1.764    frame_count[0]
    SLICE_X60Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  frame_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.809    frame_count[5]_i_2_n_0
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.863     1.990    clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  frame_count_reg[5]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y9          FDCE (Hold_fdce_C_D)         0.121     1.610    frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.441%)  route 0.370ns (66.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.562     1.445    kbd_decoder/clk_IBUF_BUFG
    SLICE_X33Y7          FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  kbd_decoder/key_reg[8]/Q
                         net (fo=21, routed)          0.370     1.956    kbd_decoder/key_reg_n_0_[8]
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.001 r  kbd_decoder/key_down[27]_i_1/O
                         net (fo=1, routed)           0.000     2.001    kbd_decoder/p_0_in[27]
    SLICE_X37Y6          FDCE                                         r  kbd_decoder/key_down_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    kbd_decoder/clk_IBUF_BUFG
    SLICE_X37Y6          FDCE                                         r  kbd_decoder/key_down_reg[27]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y6          FDCE (Hold_fdce_C_D)         0.091     1.801    kbd_decoder/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y49   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y48   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   B/clk1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   B/clk1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   B/clk1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y49   B/clk1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   B/clk1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y48   B/clk1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B/clk1/out_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    B/u1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   countdown_sync0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   countdown_sync1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   countdown_tone_latched_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y17   db_pause/shift_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y1    kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    kbd_decoder/inst/Ps2Interface_i/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y2    kbd_decoder/inst/Ps2Interface_i/counter_reg[9]/C



