Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:18:48	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	654	12	1	false	0	0		0	
2019-04-12 15:18:53	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2146	199	1	false	0	0		0	
2019-04-12 15:18:57	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	526	9	3	false	0	0		0	
2019-04-12 15:19:01	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1822	229	0	false	0	0		0	
2019-04-12 15:19:06	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	728	9	1	false	0	0		0	
2019-04-12 15:19:10	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2038	90	1	false	0	0		0	
2019-04-12 15:19:15	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3520	145	0	false	0	0		0	
2019-04-12 15:19:19	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	606	12	1	false	0	0		0	
2019-04-12 15:19:24	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3326	271	6	false	0	0		0	
2019-04-12 15:19:28	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3254	230	6	false	0	0		0	
2019-04-12 15:19:32	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2508	56	1	false	0	0		0	
2019-04-12 15:19:36	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2554	59	1	false	0	0		0	
2019-04-12 15:19:41	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2684	132	1	false	0	0		0	
2019-04-12 15:19:45	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1638	59	0	false	0	0		0	
2019-04-12 15:19:50	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3450	136	0	false	0	0		0	
2019-04-12 15:19:54	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1390	65	0	false	0	0		0	
2019-04-12 15:19:59	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2880	134	0	false	0	0		0	
2019-04-12 15:20:03	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1736	65	0	false	0	0		0	
2019-04-12 15:20:07	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6360	122	1	false	0	0		0	
2019-04-12 15:20:12	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1262	14	0	false	0	0		0	
2019-04-12 15:20:16	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1982	92	0	false	0	0		0	
2019-04-12 15:20:23	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	654	12	1	false	0	0		0	
2019-04-12 15:20:28	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2146	199	1	false	0	0		0	
2019-04-12 15:20:32	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	526	9	3	false	0	0		0	
2019-04-12 15:20:37	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1822	229	0	false	0	0		0	
2019-04-12 15:20:42	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	728	9	1	false	0	0		0	
2019-04-12 15:20:46	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2038	90	1	false	0	0		0	
2019-04-12 15:20:51	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3520	145	0	false	0	0		0	
2019-04-12 15:20:55	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	606	12	1	false	0	0		0	
2019-04-12 15:21:00	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3326	271	6	false	0	0		0	
2019-04-12 15:21:05	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3254	230	6	false	0	0		0	
2019-04-12 15:21:10	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2508	56	1	false	0	0		0	
2019-04-12 15:21:15	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2554	59	1	false	0	0		0	
2019-04-12 15:21:19	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2684	132	1	false	0	0		0	
2019-04-12 15:21:24	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1638	59	0	false	0	0		0	
2019-04-12 15:21:29	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3450	136	0	false	0	0		0	
2019-04-12 15:21:34	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1390	65	0	false	0	0		0	
2019-04-12 15:21:39	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2880	134	0	false	0	0		0	
2019-04-12 15:21:44	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1736	65	0	false	0	0		0	
2019-04-12 15:21:49	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6360	122	1	false	0	0		0	
2019-04-12 15:21:53	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1262	14	0	false	0	0		0	
2019-04-12 15:21:58	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1982	92	0	false	0	0		0	
2019-04-12 15:22:05	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	658	12	1	false	0	0		0	
2019-04-12 15:22:10	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2088	199	1	false	0	0		0	
2019-04-12 15:22:15	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	526	9	3	false	0	0		0	
2019-04-12 15:22:20	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1780	229	0	false	0	0		0	
2019-04-12 15:22:25	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	736	9	1	false	0	0		0	
2019-04-12 15:22:29	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1986	90	1	false	0	0		0	
2019-04-12 15:22:34	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3450	145	0	false	0	0		0	
2019-04-12 15:22:39	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	610	12	1	false	0	0		0	
2019-04-12 15:22:44	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3276	271	6	false	0	0		0	
2019-04-12 15:22:49	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3204	230	6	false	0	0		0	
2019-04-12 15:22:54	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2510	56	1	false	0	0		0	
2019-04-12 15:22:59	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2554	59	1	false	0	0		0	
2019-04-12 15:23:04	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2636	132	1	false	0	0		0	
2019-04-12 15:23:08	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1632	59	0	false	0	0		0	
2019-04-12 15:23:13	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3390	136	0	false	0	0		0	
2019-04-12 15:23:18	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1382	65	0	false	0	0		0	
2019-04-12 15:23:23	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2830	134	0	false	0	0		0	
2019-04-12 15:23:28	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1728	65	0	false	0	0		0	
2019-04-12 15:23:33	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6312	122	1	false	0	0		0	
2019-04-12 15:23:38	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1274	14	0	false	0	0		0	
2019-04-12 15:23:43	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1930	92	0	false	0	0		0	
2019-04-12 15:23:49	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	658	12	1	false	0	0		0	
2019-04-12 15:23:52	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2082	193	1	false	0	0		0	
2019-04-12 15:23:55	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	526	9	3	false	0	0		0	
2019-04-12 15:23:58	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1774	223	0	false	0	0		0	
2019-04-12 15:24:01	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	736	9	1	false	0	0		0	
2019-04-12 15:24:04	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1980	84	1	false	0	0		0	
2019-04-12 15:24:07	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3444	139	0	false	0	0		0	
2019-04-12 15:24:11	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	610	12	1	false	0	0		0	
2019-04-12 15:24:14	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3270	265	6	false	0	0		0	
2019-04-12 15:24:17	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3198	224	6	false	0	0		0	
2019-04-12 15:24:21	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2506	52	1	false	0	0		0	
2019-04-12 15:24:25	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2550	55	1	false	0	0		0	
2019-04-12 15:24:28	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2630	126	1	false	0	0		0	
2019-04-12 15:24:31	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1632	59	0	false	0	0		0	
2019-04-12 15:24:35	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3384	130	0	false	0	0		0	
2019-04-12 15:24:38	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1382	65	0	false	0	0		0	
2019-04-12 15:24:42	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2824	128	0	false	0	0		0	
2019-04-12 15:24:45	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1728	65	0	false	0	0		0	
2019-04-12 15:24:48	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6312	122	1	false	0	0		0	
2019-04-12 15:24:52	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1274	14	0	false	0	0		0	
2019-04-12 15:24:55	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1924	86	0	false	0	0		0	
2019-04-12 15:25:01	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	658	12	1	false	0	0		0	
2019-04-12 15:25:04	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2066	193	1	false	0	0		0	
2019-04-12 15:25:06	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	514	9	3	false	0	0		0	
2019-04-12 15:25:09	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1734	223	0	false	0	0		0	
2019-04-12 15:25:12	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	724	9	1	false	0	0		0	
2019-04-12 15:25:15	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1964	84	1	false	0	0		0	
2019-04-12 15:25:18	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3438	139	0	false	0	0		0	
2019-04-12 15:25:21	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	610	12	1	false	0	0		0	
2019-04-12 15:25:24	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3234	265	6	false	0	0		0	
2019-04-12 15:25:27	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3162	224	6	false	0	0		0	
2019-04-12 15:25:30	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2286	52	1	false	0	0		0	
2019-04-12 15:25:33	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2330	55	1	false	0	0		0	
2019-04-12 15:25:36	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2602	126	1	false	0	0		0	
2019-04-12 15:25:39	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1632	59	0	false	0	0		0	
2019-04-12 15:25:42	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3370	130	0	false	0	0		0	
2019-04-12 15:25:45	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1368	65	0	false	0	0		0	
2019-04-12 15:25:48	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2808	128	0	false	0	0		0	
2019-04-12 15:25:52	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1728	65	0	false	0	0		0	
2019-04-12 15:25:55	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6236	122	1	false	0	0		0	
2019-04-12 15:25:58	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1248	14	0	false	0	0		0	
2019-04-12 15:26:00	44	44.3	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304770	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=16external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1910	86	0	false	0	0		0	
