Analysis & Synthesis report for lcd
Tue Nov 08 13:56:21 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lcd_parallel|fsm_lcd_parallel:inst|p_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Parameter Settings for User Entity Instance: fsm_lcd_parallel:inst
 12. Parameter Settings for User Entity Instance: pll1:inst5|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: ff1:inst4|lpm_ff:lpm_ff_component
 14. Parameter Settings for User Entity Instance: ff1:inst3|lpm_ff:lpm_ff_component
 15. altpll Parameter Settings by Entity Instance
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 08 13:56:21 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; lcd                                          ;
; Top-level Entity Name              ; lcd_parallel                                 ;
; Family                             ; Cyclone IV E                                 ;
; Total logic elements               ; 36                                           ;
;     Total combinational functions  ; 18                                           ;
;     Dedicated logic registers      ; 25                                           ;
; Total registers                    ; 25                                           ;
; Total pins                         ; 26                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lcd_parallel       ; lcd                ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; fsm_lcd_parallel.v               ; yes             ; User Verilog HDL File              ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/fsm_lcd_parallel.v   ;
; clock_divider400Hz.v             ; yes             ; User Verilog HDL File              ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/clock_divider400Hz.v ;
; pll1.v                           ; yes             ; User Wizard-Generated File         ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/pll1.v               ;
; lcd_parallel.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/lcd_parallel.bdf     ;
; ff1.v                            ; yes             ; User Wizard-Generated File         ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/ff1.v                ;
; my_dmux0.v                       ; yes             ; User Verilog HDL File              ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/my_dmux0.v           ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; C:/Users/student/Downloads/схемотехника 08.11.22/lcd/db/pll1_altpll.v     ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf                ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 36                           ;
;                                             ;                              ;
; Total combinational functions               ; 18                           ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 11                           ;
;     -- 3 input functions                    ; 0                            ;
;     -- <=2 input functions                  ; 7                            ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 18                           ;
;     -- arithmetic mode                      ; 0                            ;
;                                             ;                              ;
; Total registers                             ; 25                           ;
;     -- Dedicated logic registers            ; 25                           ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 26                           ;
; Total PLLs                                  ; 1                            ;
; Maximum fan-out node                        ; clock_divider400Hz:inst6|out ;
; Maximum fan-out                             ; 21                           ;
; Total fan-out                               ; 162                          ;
; Average fan-out                             ; 1.69                         ;
+---------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                            ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                         ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+--------------+
; |lcd_parallel                         ; 18 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 26   ; 0            ; |lcd_parallel                                                               ; work         ;
;    |clock_divider400Hz:inst6|         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcd_parallel|clock_divider400Hz:inst6                                      ;              ;
;    |fsm_lcd_parallel:inst|            ; 12 (12)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcd_parallel|fsm_lcd_parallel:inst                                         ;              ;
;    |pll1:inst5|                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcd_parallel|pll1:inst5                                                    ;              ;
;       |altpll:altpll_component|       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcd_parallel|pll1:inst5|altpll:altpll_component                            ;              ;
;          |pll1_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcd_parallel|pll1:inst5|altpll:altpll_component|pll1_altpll:auto_generated ;              ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lcd_parallel|fsm_lcd_parallel:inst|p_state                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------+--------------------+--------------------+-------------------+-----------------------+-------------------+------------------+-------------------+--------------------+-------------------+-----------------------+-------------------+---------------------+-------------------+------------------+-------------------+----------------+-------------------+----------------+-------------------+----------------+
; Name                  ; p_state.toggle_e10 ; p_state.write_char ; p_state.toggle_e9 ; p_state.write_address ; p_state.toggle_e8 ; p_state.mode_set ; p_state.toggle_e7 ; p_state.display_on ; p_state.toggle_e6 ; p_state.display_clear ; p_state.toggle_e5 ; p_state.display_off ; p_state.toggle_e4 ; p_state.func_set ; p_state.toggle_e3 ; p_state.reset3 ; p_state.toggle_e2 ; p_state.reset2 ; p_state.toggle_e1 ; p_state.reset1 ;
+-----------------------+--------------------+--------------------+-------------------+-----------------------+-------------------+------------------+-------------------+--------------------+-------------------+-----------------------+-------------------+---------------------+-------------------+------------------+-------------------+----------------+-------------------+----------------+-------------------+----------------+
; p_state.reset1        ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 0              ;
; p_state.toggle_e1     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 1                 ; 1              ;
; p_state.reset2        ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 1              ; 0                 ; 1              ;
; p_state.toggle_e2     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 1                 ; 0              ; 0                 ; 1              ;
; p_state.reset3        ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 1              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e3     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 1                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.func_set      ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 1                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e4     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 1                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.display_off   ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 1                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e5     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 1                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.display_clear ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 1                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e6     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 1                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.display_on    ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 1                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e7     ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 1                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.mode_set      ; 0                  ; 0                  ; 0                 ; 0                     ; 0                 ; 1                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e8     ; 0                  ; 0                  ; 0                 ; 0                     ; 1                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.write_address ; 0                  ; 0                  ; 0                 ; 1                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e9     ; 0                  ; 0                  ; 1                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.write_char    ; 0                  ; 1                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
; p_state.toggle_e10    ; 1                  ; 0                  ; 0                 ; 0                     ; 0                 ; 0                ; 0                 ; 0                  ; 0                 ; 0                     ; 0                 ; 0                   ; 0                 ; 0                ; 0                 ; 0              ; 0                 ; 0              ; 0                 ; 1              ;
+-----------------------+--------------------+--------------------+-------------------+-----------------------+-------------------+------------------+-------------------+--------------------+-------------------+-----------------------+-------------------+---------------------+-------------------+------------------+-------------------+----------------+-------------------+----------------+-------------------+----------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0..7] ; Stuck at GND due to stuck port data_in ;
; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1..7] ; Stuck at GND due to stuck port data_in ;
; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0]    ; Stuck at VCC due to stuck port data_in ;
; fsm_lcd_parallel:inst|p_state~4              ; Lost fanout                            ;
; fsm_lcd_parallel:inst|p_state~5              ; Lost fanout                            ;
; fsm_lcd_parallel:inst|p_state~6              ; Lost fanout                            ;
; fsm_lcd_parallel:inst|p_state~7              ; Lost fanout                            ;
; fsm_lcd_parallel:inst|p_state~8              ; Lost fanout                            ;
; fsm_lcd_parallel:inst|p_state~9              ; Lost fanout                            ;
; Total Number of Removed Registers = 22       ;                                        ;
+----------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 25    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_lcd_parallel:inst ;
+----------------+--------+------------------------------------------+
; Parameter Name ; Value  ; Type                                     ;
+----------------+--------+------------------------------------------+
; reset1         ; 000001 ; Unsigned Binary                          ;
; toggle_e1      ; 000010 ; Unsigned Binary                          ;
; reset2         ; 000011 ; Unsigned Binary                          ;
; toggle_e2      ; 000100 ; Unsigned Binary                          ;
; reset3         ; 000101 ; Unsigned Binary                          ;
; toggle_e3      ; 000110 ; Unsigned Binary                          ;
; func_set       ; 000111 ; Unsigned Binary                          ;
; toggle_e4      ; 001000 ; Unsigned Binary                          ;
; display_off    ; 001001 ; Unsigned Binary                          ;
; toggle_e5      ; 001010 ; Unsigned Binary                          ;
; display_clear  ; 001011 ; Unsigned Binary                          ;
; toggle_e6      ; 001100 ; Unsigned Binary                          ;
; display_on     ; 001101 ; Unsigned Binary                          ;
; toggle_e7      ; 001110 ; Unsigned Binary                          ;
; mode_set       ; 001111 ; Unsigned Binary                          ;
; toggle_e8      ; 010000 ; Unsigned Binary                          ;
; write_address  ; 010001 ; Unsigned Binary                          ;
; toggle_e9      ; 010010 ; Unsigned Binary                          ;
; write_char     ; 010011 ; Unsigned Binary                          ;
; toggle_e10     ; 010100 ; Unsigned Binary                          ;
+----------------+--------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst5|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------+
; Parameter Name                ; Value             ; Type                        ;
+-------------------------------+-------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                     ;
; PLL_TYPE                      ; AUTO              ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                     ;
; LOCK_LOW                      ; 1                 ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                     ;
; SKIP_VCO                      ; OFF               ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                     ;
; BANDWIDTH                     ; 0                 ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 12500             ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                     ;
; VCO_MIN                       ; 0                 ; Untyped                     ;
; VCO_MAX                       ; 0                 ; Untyped                     ;
; VCO_CENTER                    ; 0                 ; Untyped                     ;
; PFD_MIN                       ; 0                 ; Untyped                     ;
; PFD_MAX                       ; 0                 ; Untyped                     ;
; M_INITIAL                     ; 0                 ; Untyped                     ;
; M                             ; 0                 ; Untyped                     ;
; N                             ; 1                 ; Untyped                     ;
; M2                            ; 1                 ; Untyped                     ;
; N2                            ; 1                 ; Untyped                     ;
; SS                            ; 1                 ; Untyped                     ;
; C0_HIGH                       ; 0                 ; Untyped                     ;
; C1_HIGH                       ; 0                 ; Untyped                     ;
; C2_HIGH                       ; 0                 ; Untyped                     ;
; C3_HIGH                       ; 0                 ; Untyped                     ;
; C4_HIGH                       ; 0                 ; Untyped                     ;
; C5_HIGH                       ; 0                 ; Untyped                     ;
; C6_HIGH                       ; 0                 ; Untyped                     ;
; C7_HIGH                       ; 0                 ; Untyped                     ;
; C8_HIGH                       ; 0                 ; Untyped                     ;
; C9_HIGH                       ; 0                 ; Untyped                     ;
; C0_LOW                        ; 0                 ; Untyped                     ;
; C1_LOW                        ; 0                 ; Untyped                     ;
; C2_LOW                        ; 0                 ; Untyped                     ;
; C3_LOW                        ; 0                 ; Untyped                     ;
; C4_LOW                        ; 0                 ; Untyped                     ;
; C5_LOW                        ; 0                 ; Untyped                     ;
; C6_LOW                        ; 0                 ; Untyped                     ;
; C7_LOW                        ; 0                 ; Untyped                     ;
; C8_LOW                        ; 0                 ; Untyped                     ;
; C9_LOW                        ; 0                 ; Untyped                     ;
; C0_INITIAL                    ; 0                 ; Untyped                     ;
; C1_INITIAL                    ; 0                 ; Untyped                     ;
; C2_INITIAL                    ; 0                 ; Untyped                     ;
; C3_INITIAL                    ; 0                 ; Untyped                     ;
; C4_INITIAL                    ; 0                 ; Untyped                     ;
; C5_INITIAL                    ; 0                 ; Untyped                     ;
; C6_INITIAL                    ; 0                 ; Untyped                     ;
; C7_INITIAL                    ; 0                 ; Untyped                     ;
; C8_INITIAL                    ; 0                 ; Untyped                     ;
; C9_INITIAL                    ; 0                 ; Untyped                     ;
; C0_MODE                       ; BYPASS            ; Untyped                     ;
; C1_MODE                       ; BYPASS            ; Untyped                     ;
; C2_MODE                       ; BYPASS            ; Untyped                     ;
; C3_MODE                       ; BYPASS            ; Untyped                     ;
; C4_MODE                       ; BYPASS            ; Untyped                     ;
; C5_MODE                       ; BYPASS            ; Untyped                     ;
; C6_MODE                       ; BYPASS            ; Untyped                     ;
; C7_MODE                       ; BYPASS            ; Untyped                     ;
; C8_MODE                       ; BYPASS            ; Untyped                     ;
; C9_MODE                       ; BYPASS            ; Untyped                     ;
; C0_PH                         ; 0                 ; Untyped                     ;
; C1_PH                         ; 0                 ; Untyped                     ;
; C2_PH                         ; 0                 ; Untyped                     ;
; C3_PH                         ; 0                 ; Untyped                     ;
; C4_PH                         ; 0                 ; Untyped                     ;
; C5_PH                         ; 0                 ; Untyped                     ;
; C6_PH                         ; 0                 ; Untyped                     ;
; C7_PH                         ; 0                 ; Untyped                     ;
; C8_PH                         ; 0                 ; Untyped                     ;
; C9_PH                         ; 0                 ; Untyped                     ;
; L0_HIGH                       ; 1                 ; Untyped                     ;
; L1_HIGH                       ; 1                 ; Untyped                     ;
; G0_HIGH                       ; 1                 ; Untyped                     ;
; G1_HIGH                       ; 1                 ; Untyped                     ;
; G2_HIGH                       ; 1                 ; Untyped                     ;
; G3_HIGH                       ; 1                 ; Untyped                     ;
; E0_HIGH                       ; 1                 ; Untyped                     ;
; E1_HIGH                       ; 1                 ; Untyped                     ;
; E2_HIGH                       ; 1                 ; Untyped                     ;
; E3_HIGH                       ; 1                 ; Untyped                     ;
; L0_LOW                        ; 1                 ; Untyped                     ;
; L1_LOW                        ; 1                 ; Untyped                     ;
; G0_LOW                        ; 1                 ; Untyped                     ;
; G1_LOW                        ; 1                 ; Untyped                     ;
; G2_LOW                        ; 1                 ; Untyped                     ;
; G3_LOW                        ; 1                 ; Untyped                     ;
; E0_LOW                        ; 1                 ; Untyped                     ;
; E1_LOW                        ; 1                 ; Untyped                     ;
; E2_LOW                        ; 1                 ; Untyped                     ;
; E3_LOW                        ; 1                 ; Untyped                     ;
; L0_INITIAL                    ; 1                 ; Untyped                     ;
; L1_INITIAL                    ; 1                 ; Untyped                     ;
; G0_INITIAL                    ; 1                 ; Untyped                     ;
; G1_INITIAL                    ; 1                 ; Untyped                     ;
; G2_INITIAL                    ; 1                 ; Untyped                     ;
; G3_INITIAL                    ; 1                 ; Untyped                     ;
; E0_INITIAL                    ; 1                 ; Untyped                     ;
; E1_INITIAL                    ; 1                 ; Untyped                     ;
; E2_INITIAL                    ; 1                 ; Untyped                     ;
; E3_INITIAL                    ; 1                 ; Untyped                     ;
; L0_MODE                       ; BYPASS            ; Untyped                     ;
; L1_MODE                       ; BYPASS            ; Untyped                     ;
; G0_MODE                       ; BYPASS            ; Untyped                     ;
; G1_MODE                       ; BYPASS            ; Untyped                     ;
; G2_MODE                       ; BYPASS            ; Untyped                     ;
; G3_MODE                       ; BYPASS            ; Untyped                     ;
; E0_MODE                       ; BYPASS            ; Untyped                     ;
; E1_MODE                       ; BYPASS            ; Untyped                     ;
; E2_MODE                       ; BYPASS            ; Untyped                     ;
; E3_MODE                       ; BYPASS            ; Untyped                     ;
; L0_PH                         ; 0                 ; Untyped                     ;
; L1_PH                         ; 0                 ; Untyped                     ;
; G0_PH                         ; 0                 ; Untyped                     ;
; G1_PH                         ; 0                 ; Untyped                     ;
; G2_PH                         ; 0                 ; Untyped                     ;
; G3_PH                         ; 0                 ; Untyped                     ;
; E0_PH                         ; 0                 ; Untyped                     ;
; E1_PH                         ; 0                 ; Untyped                     ;
; E2_PH                         ; 0                 ; Untyped                     ;
; E3_PH                         ; 0                 ; Untyped                     ;
; M_PH                          ; 0                 ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                     ;
; CBXI_PARAMETER                ; pll1_altpll       ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE              ;
+-------------------------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ff1:inst4|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------+
; Parameter Name         ; Value        ; Type                                   ;
+------------------------+--------------+----------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                         ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                ;
; LPM_FFTYPE             ; DFF          ; Untyped                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                         ;
+------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ff1:inst3|lpm_ff:lpm_ff_component ;
+------------------------+--------------+----------------------------------------+
; Parameter Name         ; Value        ; Type                                   ;
+------------------------+--------------+----------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                         ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                ;
; LPM_FFTYPE             ; DFF          ; Untyped                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                ;
; CBXI_PARAMETER         ; NOTHING      ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                         ;
+------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll1:inst5|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 08 13:56:19 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd
Info: Found 1 design units, including 1 entities, in source file fsm_lcd_parallel.v
    Info: Found entity 1: fsm_lcd_parallel
Info: Found 1 design units, including 1 entities, in source file clock_divider1hz.v
    Info: Found entity 1: clock_divider1Hz
Info: Found 1 design units, including 1 entities, in source file clock_divider400hz.v
    Info: Found entity 1: clock_divider400Hz
Info: Found 1 design units, including 1 entities, in source file pll1.v
    Info: Found entity 1: pll1
Info: Found 1 design units, including 1 entities, in source file timer_mod.v
    Info: Found entity 1: timer_mod
Info: Found 1 design units, including 1 entities, in source file bin6_to_dec.v
    Info: Found entity 1: bin6_to_dec
Info: Found 1 design units, including 1 entities, in source file lcd_parallel.bdf
    Info: Found entity 1: lcd_parallel
Info: Found 1 design units, including 1 entities, in source file ff1.v
    Info: Found entity 1: ff1
Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v
    Info: Found entity 1: lpm_mux0
Info: Found 1 design units, including 1 entities, in source file my_dmux0.v
    Info: Found entity 1: my_dmux0
Info: Elaborating entity "lcd_parallel" for the top level hierarchy
Warning: Not all bits in bus "KEY[3..0]" are used
Warning: Not all bits in bus "SW[17..0]" are used
Info: Elaborating entity "fsm_lcd_parallel" for hierarchy "fsm_lcd_parallel:inst"
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(163): variable "addressIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(168): variable "addressIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(175): variable "characterIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fsm_lcd_parallel.v(180): variable "characterIN" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "clock_divider400Hz" for hierarchy "clock_divider400Hz:inst6"
Info: Elaborating entity "pll1" for hierarchy "pll1:inst5"
Info: Elaborating entity "altpll" for hierarchy "pll1:inst5|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll1:inst5|altpll:altpll_component"
Info: Instantiated megafunction "pll1:inst5|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "12500"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info: Found entity 1: pll1_altpll
Info: Elaborating entity "pll1_altpll" for hierarchy "pll1:inst5|altpll:altpll_component|pll1_altpll:auto_generated"
Info: Elaborating entity "ff1" for hierarchy "ff1:inst4"
Info: Elaborating entity "lpm_ff" for hierarchy "ff1:inst4|lpm_ff:lpm_ff_component"
Info: Elaborated megafunction instantiation "ff1:inst4|lpm_ff:lpm_ff_component"
Info: Instantiated megafunction "ff1:inst4|lpm_ff:lpm_ff_component" with the following parameter:
    Info: Parameter "lpm_fftype" = "DFF"
    Info: Parameter "lpm_type" = "LPM_FF"
    Info: Parameter "lpm_width" = "8"
Info: Elaborating entity "my_dmux0" for hierarchy "my_dmux0:inst9"
Warning (10235): Verilog HDL Always Construct warning at my_dmux0.v(10): variable "in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at my_dmux0.v(12): variable "in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at my_dmux0.v(14): variable "in" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10270): Verilog HDL Case Statement warning at my_dmux0.v(10): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at my_dmux0.v(8): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at my_dmux0.v(8): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out2[0]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[1]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[2]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[3]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[4]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[5]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[6]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out2[7]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[0]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[1]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[2]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[3]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[4]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[5]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[6]" at my_dmux0.v(8)
Info (10041): Inferred latch for "out1[7]" at my_dmux0.v(8)
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "fsm_lcd_parallel:inst|LCD_DATA[5]" to the node "LCD_DATA[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "fsm_lcd_parallel:inst|LCD_DATA[4]" to the node "LCD_DATA[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "fsm_lcd_parallel:inst|LCD_DATA[3]" to the node "LCD_DATA[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "fsm_lcd_parallel:inst|LCD_DATA[2]" to the node "LCD_DATA[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "fsm_lcd_parallel:inst|LCD_DATA[1]" to the node "LCD_DATA[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "fsm_lcd_parallel:inst|LCD_DATA[0]" to the node "LCD_DATA[0]" into a wire
Warning: Reduced the following open-drain buffers that are fed by GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "fsm_lcd_parallel:inst|LCD_DATA[7]" to the output pin "LCD_DATA[7]" to GND
    Warning: Reduced fanout from the always-enabled open-drain buffer "fsm_lcd_parallel:inst|LCD_DATA[6]" to the output pin "LCD_DATA[6]" to GND
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_DATA[7]" is stuck at GND
    Warning (13410): Pin "LCD_DATA[6]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below.
    Info: Register "fsm_lcd_parallel:inst|p_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "fsm_lcd_parallel:inst|p_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "fsm_lcd_parallel:inst|p_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "fsm_lcd_parallel:inst|p_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "fsm_lcd_parallel:inst|p_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "fsm_lcd_parallel:inst|p_state~9" lost all its fanouts during netlist optimizations.
Warning: Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
Info: Implemented 64 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 13 output pins
    Info: Implemented 37 logic cells
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Tue Nov 08 13:56:21 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


