v 20091004 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=$Date$
T 53900 40500 5 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 5 10 1 1 0 0 1
auth=$Author$
T 50200 40800 5 8 1 1 0 0 1
fname=$Source$
T 53200 41200 5 14 1 1 0 4 1
title=Parallel Clock Regulators
}
N 51800 48900 53200 48900 4
N 41400 46700 41700 46700 4
T 50700 40200 9 10 1 0 0 0 1
1
T 52100 40200 9 10 1 0 0 0 1
1
N 44400 49300 46400 49300 4
C 46400 49200 1 0 0 out-1.sym
{
T 46400 49500 5 10 0 0 0 0 1
device=OUTPUT
T 46400 49500 5 10 1 1 0 0 1
refdes=Vn
}
C 51200 48800 1 0 0 in-1.sym
{
T 51200 49100 5 10 0 0 0 0 1
device=INPUT
T 51200 49100 5 10 1 1 0 0 1
refdes=V+
}
C 40800 46600 1 0 0 in-1.sym
{
T 40800 46900 5 10 0 0 0 0 1
device=INPUT
T 40800 46900 5 10 1 1 0 0 1
refdes=Vlo
}
C 40800 44200 1 0 0 in-1.sym
{
T 40800 44500 5 10 0 0 0 0 1
device=INPUT
T 40800 44500 5 10 1 1 0 0 1
refdes=V-
}
C 41300 42700 1 0 0 gnd-1.sym
C 40800 42900 1 0 0 in-1.sym
{
T 40800 43200 5 10 0 0 0 0 1
device=INPUT
T 40800 43200 5 10 1 1 0 0 1
refdes=GND
}
C 52700 46900 1 0 0 LM195H.sym
{
T 53300 47400 5 10 0 0 0 0 1
device=LM195H
T 53300 47400 5 10 1 1 0 0 1
refdes=Q5
T 53500 47700 5 10 0 0 0 0 1
footprint=TO-5
}
C 52700 46100 1 0 0 IRLR014N.sym
{
T 53300 46600 5 10 0 0 0 0 1
device=IRLR014N
T 53400 46700 5 10 1 1 0 0 1
refdes=Q4
T 54100 46400 5 10 0 1 0 0 1
footprint=TO252
}
C 51800 47300 1 0 0 resistor.sym
{
T 52100 47700 5 10 0 0 0 0 1
device=RESISTOR
T 52000 47600 5 10 1 1 0 0 1
refdes=R4
T 52100 47100 5 10 1 1 0 0 1
value=10k
T 51800 47300 5 10 0 0 0 0 1
footprint=0603
T 52300 47300 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 52700 46300 51500 46300 4
N 51800 46300 51800 47400 4
C 50500 45900 1 0 0 LT1078S8.sym
{
T 51200 46700 5 10 0 0 0 0 1
device=LT1078IS8
T 51200 46500 5 10 1 1 0 0 1
refdes=U1
T 51200 47300 5 10 0 0 0 0 1
symversion=0.1
T 51500 46500 5 10 0 0 0 0 1
footprint=SO8
T 50500 45900 5 10 0 0 0 0 1
slot=2
}
C 53200 45700 1 0 0 resistor.sym
{
T 53500 46100 5 10 0 0 0 0 1
device=RESISTOR
T 53400 46000 5 10 1 1 0 0 1
refdes=R6
T 53500 45500 5 10 1 1 0 0 1
value=4.7
T 53200 45700 5 10 0 0 0 0 1
footprint=0603
T 53700 45700 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 52700 47900 1 0 0 LM195H.sym
{
T 53300 48400 5 10 0 0 0 0 1
device=LM195H
T 53300 48400 5 10 1 1 0 0 1
refdes=Q6
T 53500 48700 5 10 0 0 0 0 1
footprint=TO-5
}
C 53900 47700 1 0 0 polarcap.sym
{
T 54100 48400 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 54100 48200 5 10 1 1 0 0 1
refdes=C4A
T 54100 48600 5 10 0 0 0 0 1
symversion=0.1
T 54100 47500 5 10 1 1 0 0 1
value=47uF
T 53900 47700 5 10 0 1 0 0 1
footprint=EIA7343
T 53900 47700 5 10 0 1 0 0 1
spec=25WVDC
}
C 56200 47600 1 0 0 gnd-1.sym
N 53200 47900 53900 47900 4
N 52700 48900 52700 48400 4
C 53300 44000 1 90 0 resistor.sym
{
T 52900 44300 5 10 0 0 90 0 1
device=RESISTOR
T 53000 44200 5 10 1 1 90 0 1
refdes=R5
T 53500 44300 5 10 1 1 90 0 1
value=3.3k
T 53300 44000 5 10 0 0 90 0 1
footprint=0603
T 53300 44500 5 10 0 1 90 0 1
spec=5% 1/10W
}
N 53200 44900 53200 46100 4
N 53200 45200 55200 45200 4
C 55200 45100 1 0 0 out-1.sym
{
T 55200 45400 5 10 0 0 0 0 1
device=OUTPUT
T 55200 45400 5 10 1 1 0 0 1
refdes=Vp
}
C 53100 43700 1 0 0 gnd-1.sym
N 50500 46100 50500 45200 4
N 50500 45200 53200 45200 4
C 49900 46400 1 0 0 in-1.sym
{
T 49900 46700 5 10 0 0 0 0 1
device=INPUT
T 49900 46700 5 10 1 1 0 0 1
refdes=Vhi
}
C 43900 47500 1 0 0 LM195H.sym
{
T 44500 48000 5 10 0 0 0 0 1
device=LM195H
T 44500 48000 5 10 1 1 0 0 1
refdes=Q1
T 44700 48300 5 10 0 0 0 0 1
footprint=TO-5
}
C 43900 46700 1 0 0 IRLR014N.sym
{
T 44500 47200 5 10 0 0 0 0 1
device=IRLR014N
T 44600 47300 5 10 1 1 0 0 1
refdes=Q2
T 45300 47000 5 10 0 1 0 0 1
footprint=TO252
}
C 43000 47900 1 0 0 resistor.sym
{
T 43300 48300 5 10 0 0 0 0 1
device=RESISTOR
T 43200 48200 5 10 1 1 0 0 1
refdes=R1
T 43300 47700 5 10 1 1 0 0 1
value=10k
T 43000 47900 5 10 0 0 0 0 1
footprint=0603
T 43500 47900 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 43900 46900 42700 46900 4
N 43000 46900 43000 48000 4
C 41700 46500 1 0 0 LT1078S8.sym
{
T 42400 47300 5 10 0 0 0 0 1
device=LT1078IS8
T 42400 47100 5 10 1 1 0 0 1
refdes=U1
T 42400 47900 5 10 0 0 0 0 1
symversion=0.1
T 42700 47100 5 10 0 0 0 0 1
footprint=SO8
}
C 43900 44500 1 0 0 LM195H.sym
{
T 44500 45000 5 10 0 0 0 0 1
device=LM195H
T 44500 45000 5 10 1 1 0 0 1
refdes=Q3
T 44700 45300 5 10 0 0 0 0 1
footprint=TO-5
}
N 43900 45500 44900 45500 4
N 43900 45500 43900 45000 4
C 44400 48400 1 0 0 resistor.sym
{
T 44700 48800 5 10 0 0 0 0 1
device=RESISTOR
T 44600 48700 5 10 1 1 0 0 1
refdes=R3
T 44700 48200 5 10 1 1 0 0 1
value=10
T 44400 48400 5 10 0 0 0 0 1
footprint=0603
T 44900 48400 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 44400 48500 41700 48500 4
N 41700 48500 41700 47100 4
C 44500 49300 1 90 0 resistor.sym
{
T 44100 49600 5 10 0 0 90 0 1
device=RESISTOR
T 44200 49500 5 10 1 1 90 0 1
refdes=R2
T 44700 49600 5 10 1 1 90 0 1
value=3.3k
T 44500 49300 5 10 0 0 90 0 1
footprint=0603
T 44500 49800 5 10 0 1 90 0 1
spec=5% 1/10W
}
N 44400 48500 44400 49300 4
C 43800 49900 1 0 0 gnd-1.sym
N 44400 50200 43900 50200 4
N 41400 44300 47000 44300 4
N 44400 44300 44400 44500 4
C 47100 47300 1 0 0 DoubleCap.sym
{
T 47300 47800 5 10 1 1 0 0 1
refdes=C5
}
C 47000 47200 1 0 0 gnd-1.sym
N 49900 48000 51800 48000 4
C 49100 44100 1 0 1 DoubleCap.sym
{
T 48900 44600 5 10 1 1 0 6 1
refdes=C6
}
C 49200 44000 1 0 1 gnd-1.sym
N 48200 44300 47900 44300 4
C 47000 44200 1 0 0 resistor.sym
{
T 47300 44600 5 10 0 0 0 0 1
device=RESISTOR
T 47200 44500 5 10 1 1 0 0 1
refdes=R8
T 47300 44000 5 10 1 1 0 0 1
value=3.3k
}
C 47800 45200 1 0 0 LT1078S8-pwr.sym
{
T 48500 46000 5 10 0 0 0 0 1
device=LT1078IS8
T 48300 45600 5 10 1 1 0 0 1
refdes=U1
T 48500 46600 5 10 0 0 0 0 1
symversion=0.1
T 48800 45800 5 10 0 0 0 0 1
footprint=SO8
}
N 48000 45200 48000 44300 4
N 51800 48900 51800 48000 4
N 49000 48000 48000 48000 4
N 48000 48000 48000 46000 4
C 55200 43300 1 0 0 out-1.sym
{
T 55200 43600 5 10 0 0 0 0 1
device=OUTPUT
T 55200 43600 5 10 1 1 0 0 1
refdes=Ret
}
N 55000 43400 55000 46900 4
N 46500 43400 55200 43400 4
N 46500 43400 46500 48500 4
C 47100 45200 1 0 1 gnd-1.sym
N 46500 48500 46200 48500 4
C 42800 40700 1 0 0 ParallelReg.sym
{
T 44400 43500 5 10 1 1 0 3 1
refdes=U?
T 42800 40700 5 10 0 0 0 0 1
graphical=1
}
C 49000 47900 1 0 0 resistor.sym
{
T 49300 48300 5 10 0 0 0 0 1
device=RESISTOR
T 49200 48200 5 10 1 1 0 0 1
refdes=R7
T 49300 47700 5 10 1 1 0 0 1
value=3.3k
}
N 46700 45500 47000 45500 4
C 44300 45600 1 270 1 resistor.sym
{
T 44700 45900 5 10 0 0 90 2 1
device=RESISTOR
T 44600 45800 5 10 1 1 90 2 1
refdes=R9
T 44100 45900 5 10 1 1 90 2 1
value=10
T 44300 45600 5 10 0 0 90 2 1
footprint=0603
T 44300 46100 5 10 0 1 90 2 1
spec=5% 1/10W
}
N 44400 46500 44400 46700 4
N 44400 45600 44400 45500 4
C 46200 48300 1 0 1 capacitor-1.sym
{
T 46000 49000 5 10 0 0 0 6 1
device=CAPACITOR
T 46000 48800 5 10 1 1 0 6 1
refdes=C1a
T 46000 49200 5 10 0 0 0 6 1
symversion=0.1
T 46000 48000 5 10 1 1 0 6 1
value=0.47uF
T 46200 48300 5 10 0 1 0 6 1
footprint=1210
T 46200 48300 5 10 0 1 0 6 1
spec=250WVDC X7R
}
C 46200 47200 1 0 1 capacitor-1.sym
{
T 46000 47900 5 10 0 0 0 6 1
device=CAPACITOR
T 46000 47700 5 10 1 1 0 6 1
refdes=C1b
T 46000 48100 5 10 0 0 0 6 1
symversion=0.1
T 46000 46900 5 10 1 1 0 6 1
value=0.47uF
T 46200 47200 5 10 0 1 0 6 1
footprint=1210
T 46200 47200 5 10 0 1 0 6 1
spec=250WVDC X7R
}
N 45300 47400 45300 48500 4
N 46200 47400 46500 47400 4
C 54100 46700 1 0 0 capacitor-1.sym
{
T 54300 47400 5 10 0 0 0 0 1
device=CAPACITOR
T 54300 47200 5 10 1 1 0 0 1
refdes=C3a
T 54300 47600 5 10 0 0 0 0 1
symversion=0.1
T 54300 46400 5 10 1 1 0 0 1
value=0.47uF
T 54100 46700 5 10 0 1 0 0 1
footprint=1210
T 54100 46700 5 10 0 1 0 0 1
spec=250WVDC X7R
}
C 54100 45600 1 0 0 capacitor-1.sym
{
T 54300 46300 5 10 0 0 0 0 1
device=CAPACITOR
T 54300 46100 5 10 1 1 0 0 1
refdes=C3b
T 54300 46500 5 10 0 0 0 0 1
symversion=0.1
T 54300 45300 5 10 1 1 0 0 1
value=0.47uF
T 54100 45600 5 10 0 1 0 0 1
footprint=1210
T 54100 45600 5 10 0 1 0 0 1
spec=250WVDC X7R
}
N 54100 45800 54100 46900 4
C 54900 47700 1 0 0 polarcap.sym
{
T 55100 48400 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 55100 48200 5 10 1 1 0 0 1
refdes=C4B
T 55100 48600 5 10 0 0 0 0 1
symversion=0.1
T 55100 47500 5 10 1 1 0 0 1
value=47uF
T 54900 47700 5 10 0 1 0 0 1
footprint=EIA7343
T 54900 47700 5 10 0 1 0 0 1
spec=25WVDC
}
N 56300 47900 55800 47900 4
C 54700 48800 1 0 1 resistor.sym
{
T 54400 49200 5 10 0 0 0 6 1
device=RESISTOR
T 54500 49100 5 10 1 1 0 6 1
refdes=R11A
T 54400 48600 5 10 1 1 0 6 1
value=47k
T 54700 48800 5 10 0 0 0 6 1
footprint=0603
T 54200 48800 5 10 0 1 0 6 1
spec=5% 1/10W
}
C 55900 48800 1 0 1 resistor.sym
{
T 55600 49200 5 10 0 0 0 6 1
device=RESISTOR
T 55700 49100 5 10 1 1 0 6 1
refdes=R11B
T 55600 48600 5 10 1 1 0 6 1
value=47k
T 55900 48800 5 10 0 0 0 6 1
footprint=0603
T 55400 48800 5 10 0 1 0 6 1
spec=5% 1/10W
}
N 55900 48900 55900 47900 4
N 54900 47900 54800 47900 4
N 54800 48900 54800 47900 4
N 53800 48900 53800 47900 4
C 45800 45300 1 0 1 polarcap.sym
{
T 45600 46000 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 45600 45800 5 10 1 1 0 6 1
refdes=C2A
T 45600 46200 5 10 0 0 0 6 1
symversion=0.1
T 45600 45100 5 10 1 1 0 6 1
value=47uF
T 45800 45300 5 10 0 1 0 6 1
footprint=EIA7343
T 45800 45300 5 10 0 1 0 6 1
spec=25WVDC
}
C 46700 45300 1 0 1 polarcap.sym
{
T 46500 46000 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 46500 45800 5 10 1 1 0 6 1
refdes=C2B
T 46500 46200 5 10 0 0 0 6 1
symversion=0.1
T 46500 45100 5 10 1 1 0 6 1
value=47uF
T 46700 45300 5 10 0 1 0 6 1
footprint=EIA7343
T 46700 45300 5 10 0 1 0 6 1
spec=25WVDC
}
C 45600 46400 1 0 1 resistor.sym
{
T 45300 46800 5 10 0 0 0 6 1
device=RESISTOR
T 45400 46700 5 10 1 1 0 6 1
refdes=R10A
T 45300 46200 5 10 1 1 0 6 1
value=47k
T 45600 46400 5 10 0 0 0 6 1
footprint=0603
T 45100 46400 5 10 0 1 0 6 1
spec=5% 1/10W
}
C 45900 46400 1 0 0 resistor.sym
{
T 46200 46800 5 10 0 0 0 0 1
device=RESISTOR
T 46200 46700 5 10 1 1 0 0 1
refdes=R10B
T 46200 46200 5 10 1 1 0 0 1
value=47k
T 45900 46400 5 10 0 0 0 0 1
footprint=0603
T 46400 46400 5 10 0 1 0 0 1
spec=5% 1/10W
}
N 46800 46500 46700 45500 4
N 45600 46500 45900 46500 4
N 45900 46500 45800 45500 4
N 44700 46500 44700 45500 4
N 54700 48900 55000 48900 4
