# VSD-SoC Design using opensource tools

![openlane-flow](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e982856e-52ba-404e-b138-568a1715d4db)


## Module 1 -Open source (EDA - OpenLANE - Sky130 PDK)
 > ## Default Configuration - Openlane Execution ##
![lab1](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/61b58e86-a2dc-4ec3-91d0-d3a9d4949d29)
 > ## Synthesis ##
![Synthesis](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/509075cc-824e-42b0-b664-a43f070da4b4)
 > ## Floorplan ##
![FloorPlan](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/dd2c8460-31e2-427a-891c-0664921985a1)
![Floorplann](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/37eb889a-9896-4167-bdbb-8a240d890cc1)
 > ## Routing ##
![Routing](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3088fd2b-469b-47f4-8988-5367e7a908da)
![Routingg](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/785595d3-e0a7-4864-9902-41932668375c)
 > ## Magic ##
![magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9264ff41-6f36-4743-9663-ed66d8647615)
![Magicc](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/24e3b997-6358-4303-9f23-08dec99c276a)
![Maggic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f6bdc6d9-b9d9-4fd4-9309-83319027cbc6)
 > ## lvs ##
![lvs](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9faa5efd-7df7-45ce-a1dc-6f094c4de9b7)
> > ## Magic tool ##
   ![FloorPlan_layout](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3b1b045c-3022-40c2-ae15-3f97ed16927d)
   ![mtool](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/a0012d1b-49d4-4625-86ba-8904d62db71c)
> > ## Flop Ratio ##
   ![FlopRatio](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/bac02752-3755-4b46-bdb7-4cc6a2033220)
## Module 2- Floorplan
> ## * prep -design picorv32a -> * run synthesis --> * run floorplan --> * run placement ##
![1_select_picorv32a](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/cbb3e551-21e0-4998-9b1d-7e8a668c3819)
![2_run_Synth](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e52bafc0-8593-499a-b70b-896f51700550)
![3_run_floor](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/a7e4d201-4cae-46fa-be77-d7b58d99be23)
![4_floorplan_def](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/aeed9350-dfc1-4aa9-87d5-f02fffcadf87)
![5_floorplan_Def_magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f7d1f659-29dd-4814-b835-00d8b2e3ee9c)
![6_placement](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/232aa127-d2e1-457b-8a39-f621884477e2)
![7_magic_Placement](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9c90daa4-c591-45a5-acaf-eecda6df53ed)
![8_magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/42a922fc-7eeb-4faf-8e7b-ce1e0b056678)
## Module 3- Cell Design (Magic Layout and ngspice)
Download - github vsdstdcelldesign -->inverter layout

![3_1_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/42dd0459-97d3-44f6-8e11-7481d006007b)
![3_2_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/ea9b4e99-2c38-4967-942a-49b1babfbf4b)
![3_3 2_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/81e63d32-1b58-4292-986f-1c206e0a44a3)
![3_3 1_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b9f2c653-a129-44d9-ac28-a190aa02b7a5)
![3_3_Inverter_Layout_Magic](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7aa6f01a-f04b-4245-865c-d50f3f8c7fcf)

SPICE CMOS Inverter Simulation extracted from MAGIC 

![3 4_Spiceextract](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e41eaf85-0ccb-4e7b-a0df-0a5941bd6c5f)
![3 5_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/8ead8885-3581-4e1a-b1da-8c4adbad9f31)
![3 7 0_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/80dc7ce9-b87f-4aed-8fc7-fa4d3bc4c91d)
![3 7_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/8be6d1a0-a4de-44f6-8306-3029ae3ea27b)
![3 7 1_Spicecode](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b45311f8-8cfd-487a-8d64-3592a2f79087)
![3 8](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/c2083fe9-0180-4e33-a4ca-7a824d58f6bc)
![3 8 1 11](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7ece0094-c529-419d-8260-9ad25d179358)
![3 9_fall_delay](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/6849ccd0-1296-4ab5-9610-13f91d714e2e)

Raise delay = 10.09 ps
Fall dealy = 14.43 ps

DRC Section - sky130A.tech 

![DRC Section](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/6a8bda06-bcc4-41a2-9b35-af975885fe59)
![update_path](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/0fa6f7e7-8b12-42b5-b67a-5494e870eeec)
![DRC_Error](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f0b354d0-1ca0-41d8-ad6f-cf29ea9349c2)

poly.9 - poly resistor spacing to poly or spacing - 0.480 um

it violated as it has less than 0.33u

![3_1_1](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/28e86fbd-8680-43ca-bfa8-d7440755b4e8)
![3_1_2](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/1f517c10-1f81-42e7-ae98-9873b3ed58cd)
![3_1_3](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/ac2b9401-7382-499d-ae4e-2ed9c7a856a6)
![3_1_4](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f81c407f-87cc-4793-bde7-25437a646879)
![3_1_5](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b75ec3c0-b29e-44e3-b6ca-364bdc72e622)
![3_1_6](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b989eef9-cc7d-4363-96f3-f46f25712120)
## Module 4- Timing Analysis
Tracks Info
![tracks_info](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/5c3363f8-0f79-4980-afe7-4d63dce53bd8)
![4_2](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e94c01de-8aa1-4757-b5ba-9e2130ade378)
![4_3](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/ff229dea-812f-4882-9889-d5aeedcf4c49)
![4_4](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7a747a6c-dd88-4c44-9d95-72ecbfd72607)
![4_5](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f2c67e04-f4dc-48a1-bae3-79e2648d1397)
![4_6](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/8b80b76c-7d0e-4700-8a28-e9946f27a21f)
![4_7](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/80afc2ea-376a-4be4-b20c-f3dd739e8eca)
![4_8](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f1babb36-43cf-4b86-9d2d-81861a1a135e)
![4_9](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/73240c7a-7160-45a5-9845-bd8bbdd81d8e)
![4_10](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/65baff66-a8f4-4212-b03d-e9df0d94464e)
![4_11](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9cbf676b-1f98-452f-a4f6-847b885fb6fd)

STA
![4_12_mybasae_sdc_file](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/d3292e4f-7c72-429d-becf-56e71dfecff8)
![4_13_pre_sta_conf](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e617ca60-26fe-4891-8edf-a7de314959c8)

## Module 5- RTL-to- GDS
![5_1](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7e1ab33f-46b4-470d-a736-a91c03eb2752)
![5_2_init_floorPlan](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/35cbb4af-3a70-4e5a-b013-04f81172b77a)
![5_3_placeIO](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f758ba38-5c86-4653-8c9b-7a3c56294ac8)
![5_4_tap_decap_or](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/dcb2d387-569e-4fed-bb47-d26478b101e8)
![5_5_tap_decap_or](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/3f1ed4bc-0fcb-438c-a909-2e35b86f4b72)
![5_6_run_placement](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/7cf28f53-4d27-40d5-869e-f0025c37d969)
![5_7](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/066327e4-5950-4338-a393-6be54cb9e682)
![5_8](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/852c6aa9-6818-4fa7-8f71-4d697f88f712)
![5_9](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/ba088455-0ee6-4076-8df3-1d302aebb764)
![5_10](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/22ede0d3-c0e8-4e40-b885-6805093f5dc3)
![5_11](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/9e7b0f8f-d14a-4e5a-91eb-9474a5577be7)
![5_12](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/cbdebd60-f85a-40d2-9628-cf2c13263127)

Magic Layout

![5_13](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f654c6e2-35f6-4bd9-ab53-d1aaac00354b)
![5_14](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/2e7379cb-b370-4d3b-82fb-595995984201)

Routing
![5_15_routing](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/b7e0637f-70e3-467a-af59-34a65a681e44)

OpenSTA Timing Analysis - Parastics Extract

![5_16](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/d8f7ce83-ad0b-45cb-ad04-8115eea4d1c7)
![5_16_detail_routing](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/2f239fd1-a40d-4a9e-9654-ebb606b8c9ee)
![5_17](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/4aa999aa-16ec-4931-bce1-47383d2a8cdb)
![5_18](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/0242c514-90e2-4a0d-908c-e5ea45d3dc41)
![5_19](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/88ccb07b-b64a-48ec-92ba-935f3e049ec9)
![5_20](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/67e89b32-f1ea-4a7c-a264-27e6adedff9d)
![5_21](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/67a1324d-3398-4344-b250-9ac219200fa5)
![5_22](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/8d7cd9be-2d2b-41f7-8571-b8a86b0da7d9)
![5_23](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/891176f2-33c1-49ae-a622-c14d2f5d59df)

## _RTL --> GDS_

![5_25](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/e5248f4d-6efb-49b1-9ccb-d719f2d4f57a)

## _GDS Image_

![5_26](https://github.com/Adivi123/VSD-SoC-Design-Lab/assets/170654484/f5131bca-038b-4811-843e-2eb29cdccb90)
