

================================================================
== Vitis HLS Report for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'
================================================================
* Date:           Wed May 21 19:43:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.870 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       37|       38|  0.185 us|  0.190 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       37|       37|         3|          1|          1|    36|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     272|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     169|    -|
|Memory           |        0|     -|      18|      11|    -|
|Multiplexer      |        -|     -|       -|     537|    -|
|Register         |        -|     -|     321|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     339|     989|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_15_1_1_U13  |mul_8s_8s_15_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_15_1_1_U14  |mul_8s_8s_15_1_1  |        0|   0|  0|  40|    0|
    |mux_42_8_1_1_U15      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_42_8_1_1_U16      |mux_42_8_1_1      |        0|   0|  0|  20|    0|
    |mux_94_8_1_1_U12      |mux_94_8_1_1      |        0|   0|  0|  49|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0| 169|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_3_U  |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_3_dEe  |        0|   2|   2|    0|    36|    2|     1|           72|
    |w2_V_U      |dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg  |        0|  16|   9|    0|    72|    8|     1|          576|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        0|  18|  11|    0|   108|   10|     2|          648|
    +------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_V_63_fu_748_p2       |         +|   0|  0|  15|           8|           8|
    |acc_V_64_fu_849_p2       |         +|   0|  0|  15|           8|           8|
    |empty_55_fu_564_p2       |         +|   0|  0|  14|           7|           6|
    |in_index_2_fu_655_p2     |         +|   0|  0|  12|           4|           1|
    |ir_fu_575_p2             |         +|   0|  0|  13|           6|           1|
    |sub_ln1420_8_fu_811_p2   |         -|   0|  0|  16|           1|           9|
    |sub_ln1420_fu_695_p2     |         -|   0|  0|  16|           1|           9|
    |ap_condition_178         |       and|   0|  0|   2|           1|           1|
    |ap_condition_191         |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_581_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln141_fu_661_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln1420_8_fu_817_p2  |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln1420_fu_716_p2    |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln808_1_fu_706_p2   |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln808_2_fu_711_p2   |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln808_fu_701_p2     |      icmp|   0|  0|   8|           2|           2|
    |or_ln808_1_fu_728_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_2_fu_734_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_3_fu_823_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_4_fu_829_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_5_fu_835_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln808_fu_722_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln813_1_fu_878_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln813_fu_777_p2       |        or|   0|  0|   2|           1|           1|
    |acc_V_62_fu_740_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_65_fu_783_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_66_fu_769_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_67_fu_761_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_68_fu_753_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_69_fu_884_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_70_fu_870_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_71_fu_862_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_72_fu_854_p3       |    select|   0|  0|   8|           1|           8|
    |acc_V_fu_841_p3          |    select|   0|  0|   8|           1|           8|
    |in_index_fu_667_p3       |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 272|          91|         170|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                                    Name                                                   | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |acc_V30_reg_406                                                                                            |   9|          2|    8|         16|
    |acc_V_5628_reg_420                                                                                         |   9|          2|    8|         16|
    |acc_V_5726_reg_434                                                                                         |   9|          2|    8|         16|
    |acc_V_5824_reg_448                                                                                         |   9|          2|    8|         16|
    |acc_V_5922_reg_462                                                                                         |   9|          2|    8|         16|
    |acc_V_6020_reg_476                                                                                         |   9|          2|    8|         16|
    |acc_V_6118_reg_490                                                                                         |   9|          2|    8|         16|
    |acc_V_6216_reg_504                                                                                         |   9|          2|    8|         16|
    |ap_done_int                                                                                                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                           |   9|          2|    1|          2|
    |ap_phi_mux_acc_V30_phi_fu_410_p6                                                                           |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5628_phi_fu_424_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5726_phi_fu_438_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5824_phi_fu_452_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_5922_phi_fu_466_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_6020_phi_fu_480_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_6118_phi_fu_494_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_acc_V_6216_phi_fu_508_p6                                                                        |   9|          2|    8|         16|
    |ap_phi_mux_do_init_phi_fu_133_p6                                                                           |  14|          3|    1|          3|
    |ap_phi_mux_in_index32_phi_fu_288_p6                                                                        |  14|          3|    4|         12|
    |ap_phi_mux_ir31_phi_fu_148_p6                                                                              |  14|          3|    6|         18|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4      |   9|          2|    8|         16|
    |ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394  |   9|          2|    8|         16|
    |ap_return_0                                                                                                |   9|          2|    8|         16|
    |ap_return_1                                                                                                |   9|          2|    8|         16|
    |ap_return_2                                                                                                |   9|          2|    8|         16|
    |ap_return_3                                                                                                |   9|          2|    8|         16|
    |ap_return_4                                                                                                |   9|          2|    8|         16|
    |ap_return_5                                                                                                |   9|          2|    8|         16|
    |ap_return_6                                                                                                |   9|          2|    8|         16|
    |ap_return_7                                                                                                |   9|          2|    8|         16|
    |in_index32_reg_284                                                                                         |   9|          2|    4|          8|
    |ir31_reg_145                                                                                               |   9|          2|    6|         12|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382                       |   9|          2|    8|         16|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394                       |   9|          2|    8|         16|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                                      | 537|        119|  431|        873|
    +-----------------------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                    Name                                                   | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |acc_V30_reg_406                                                                                            |  8|   0|    8|          0|
    |acc_V_5628_reg_420                                                                                         |  8|   0|    8|          0|
    |acc_V_5726_reg_434                                                                                         |  8|   0|    8|          0|
    |acc_V_5824_reg_448                                                                                         |  8|   0|    8|          0|
    |acc_V_5922_reg_462                                                                                         |  8|   0|    8|          0|
    |acc_V_6020_reg_476                                                                                         |  8|   0|    8|          0|
    |acc_V_6118_reg_490                                                                                         |  8|   0|    8|          0|
    |acc_V_6216_reg_504                                                                                         |  8|   0|    8|          0|
    |ap_CS_fsm                                                                                                  |  1|   0|    1|          0|
    |ap_done_reg                                                                                                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                                    |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                                           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                                           |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                                                                                 |  1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                                                                                 |  1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382  |  8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394  |  8|   0|    8|          0|
    |ap_return_0_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_1_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_2_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_3_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_4_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_5_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_6_preg                                                                                           |  8|   0|    8|          0|
    |ap_return_7_preg                                                                                           |  8|   0|    8|          0|
    |do_init_reg_130                                                                                            |  1|   0|    1|          0|
    |icmp_ln124_reg_1009                                                                                        |  1|   0|    1|          0|
    |icmp_ln124_reg_1009_pp0_iter1_reg                                                                          |  1|   0|    1|          0|
    |in_index32_reg_284                                                                                         |  4|   0|    4|          0|
    |in_index_reg_1034                                                                                          |  4|   0|    4|          0|
    |ir31_reg_145                                                                                               |  6|   0|    6|          0|
    |ir_reg_1004                                                                                                |  6|   0|    6|          0|
    |out_index_reg_1013                                                                                         |  2|   0|    2|          0|
    |rhs_8_reg_1028                                                                                             |  8|   0|    8|          0|
    |rhs_reg_1022                                                                                               |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382                       |  8|   0|    8|          0|
    |void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394                       |  8|   0|    8|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                      |321|   0|  321|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_0                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_1                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_2                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_3                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_4                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_5                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_6                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|ap_return_7                                                                   |  out|    8|  ap_ctrl_hs|  dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>|  return value|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11|       pointer|
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10  |   in|    8|     ap_none|    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10|       pointer|
+------------------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 5 [1/1] (0.53ns)   --->   "%br_ln124 = br void %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 5 'br' 'br_ln124' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body26.split.i.i_ifconv, i1 1, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 6 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ir31 = phi i6 0, void %entry, i6 %ir, void %for.body26.split.i.i_ifconv, i6 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 7 'phi' 'ir31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"   --->   Operation 8 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"   --->   Operation 9 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"   --->   Operation 10 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"   --->   Operation 11 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"   --->   Operation 12 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"   --->   Operation 13 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"   --->   Operation 14 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"   --->   Operation 15 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 = load i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"   --->   Operation 16 'load' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84' <Predicate = (do_init)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.53ns)   --->   "%br_ln124 = br void %for.body26.split.i.i_ifconv" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 17 'br' 'br_ln124' <Predicate = (do_init)> <Delay = 0.53>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i6 %ir31" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i6 %ir31" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 19 'zext' 'zext_ln124_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%outidx_3_addr = getelementptr i2 %outidx_3, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:127->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 20 'getelementptr' 'outidx_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.69ns)   --->   "%out_index = load i6 %outidx_3_addr"   --->   Operation 21 'load' 'out_index' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 36> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr i8 %w2_V, i64 0, i64 %zext_ln124" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 22 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.69ns)   --->   "%w_V = load i7 %w2_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 23 'load' 'w_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_1 : Operation 24 [1/1] (1.20ns)   --->   "%empty_55 = add i7 %zext_ln124_4, i7 36" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 24 'add' 'empty_55' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast_i = zext i7 %empty_55" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 25 'zext' 'p_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%w2_V_addr_1 = getelementptr i8 %w2_V, i64 0, i64 %p_cast_i" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 26 'getelementptr' 'w2_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.69ns)   --->   "%w_V_8 = load i7 %w2_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 27 'load' 'w_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_1 : Operation 28 [1/1] (1.11ns)   --->   "%ir = add i6 %ir31, i6 1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 28 'add' 'ir' <Predicate = true> <Delay = 1.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.84ns)   --->   "%icmp_ln124 = icmp_eq  i6 %ir31, i6 35" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 29 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %rewind_header, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 30 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rewind_header"   --->   Operation 31 'br' 'br_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 32 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 33 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 34 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 35 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 36 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 37 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 38 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 39 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 = phi i8 0, void %entry, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 40 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%in_index32 = phi i4 0, void %entry, i4 %in_index, void %for.body26.split.i.i_ifconv, i4 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 41 'phi' 'in_index32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.53ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body26.split.i.i_ifconv, void %rewind_init"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.53>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85, void %rewind_header"   --->   Operation 43 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86, void %rewind_header"   --->   Operation 44 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87, void %rewind_header"   --->   Operation 45 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88, void %rewind_header"   --->   Operation 46 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89, void %rewind_header"   --->   Operation 47 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90, void %rewind_header"   --->   Operation 48 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91, void %rewind_header"   --->   Operation 49 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92, void %rewind_header"   --->   Operation 50 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 = phi i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76, void %rewind_init, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93, void %rewind_header"   --->   Operation 51 'phi' 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (0.69ns)   --->   "%out_index = load i6 %outidx_3_addr"   --->   Operation 52 'load' 'out_index' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 36> <ROM>
ST_2 : Operation 53 [1/1] (0.89ns)   --->   "%a_V = mux i8 @_ssdm_op_Mux.ap_auto.9i8.i4, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67, i4 %in_index32" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 53 'mux' 'a_V' <Predicate = true> <Delay = 0.89> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (0.69ns)   --->   "%w_V = load i7 %w2_V_addr" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 54 'load' 'w_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i8 %w_V"   --->   Operation 55 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i8 %a_V"   --->   Operation 56 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.44ns)   --->   "%mul_ln1270 = mul i15 %sext_ln1273, i15 %sext_ln1273_9"   --->   Operation 57 'mul' 'mul_ln1270' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%rhs = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln1270, i32 7, i32 14"   --->   Operation 58 'partselect' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%w_V_8 = load i7 %w2_V_addr_1" [firmware/nnet_utils/nnet_dense_resource.h:124->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 59 'load' 'w_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 72> <ROM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i8 %w_V_8"   --->   Operation 60 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.44ns)   --->   "%mul_ln1270_8 = mul i15 %sext_ln1273_10, i15 %sext_ln1273_9"   --->   Operation 61 'mul' 'mul_ln1270_8' <Predicate = true> <Delay = 2.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_8 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln1270_8, i32 7, i32 14"   --->   Operation 62 'partselect' 'rhs_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.94ns)   --->   "%in_index_2 = add i4 %in_index32, i4 1" [firmware/nnet_utils/nnet_dense_resource.h:140->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 63 'add' 'in_index_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.90ns)   --->   "%icmp_ln141 = icmp_ugt  i4 %in_index_2, i4 8" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 64 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.30ns)   --->   "%in_index = select i1 %icmp_ln141, i4 0, i4 %in_index_2" [firmware/nnet_utils/nnet_dense_resource.h:141->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 65 'select' 'in_index' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%acc_V30 = phi i8 0, void %entry, i8 %acc_V_65, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 66 'phi' 'acc_V30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%acc_V_5628 = phi i8 245, void %entry, i8 %acc_V_66, void %for.body26.split.i.i_ifconv, i8 245, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 67 'phi' 'acc_V_5628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%acc_V_5726 = phi i8 243, void %entry, i8 %acc_V_67, void %for.body26.split.i.i_ifconv, i8 243, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 68 'phi' 'acc_V_5726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%acc_V_5824 = phi i8 25, void %entry, i8 %acc_V_68, void %for.body26.split.i.i_ifconv, i8 25, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 69 'phi' 'acc_V_5824' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%acc_V_5922 = phi i8 0, void %entry, i8 %acc_V_69, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 70 'phi' 'acc_V_5922' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%acc_V_6020 = phi i8 0, void %entry, i8 %acc_V_70, void %for.body26.split.i.i_ifconv, i8 0, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 71 'phi' 'acc_V_6020' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%acc_V_6118 = phi i8 252, void %entry, i8 %acc_V_71, void %for.body26.split.i.i_ifconv, i8 252, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 72 'phi' 'acc_V_6118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%acc_V_6216 = phi i8 253, void %entry, i8 %acc_V_72, void %for.body26.split.i.i_ifconv, i8 253, void %dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.exit"   --->   Operation 73 'phi' 'acc_V_6216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln125 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_resource.h:125->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 75 'specpipeline' 'specpipeline_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [firmware/nnet_utils/nnet_dense_resource.h:100->firmware/nnet_utils/nnet_dense_resource.h:242]   --->   Operation 76 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.63ns)   --->   "%lhs = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %acc_V30, i8 %acc_V_5628, i8 %acc_V_5726, i8 %acc_V_5824, i2 %out_index"   --->   Operation 77 'mux' 'lhs' <Predicate = true> <Delay = 0.63> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i8 %lhs"   --->   Operation 78 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i8 %rhs"   --->   Operation 79 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.28ns)   --->   "%sub_ln1420 = sub i9 0, i9 %sext_ln813"   --->   Operation 80 'sub' 'sub_ln1420' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.53ns)   --->   "%icmp_ln808 = icmp_eq  i2 %out_index, i2 3"   --->   Operation 81 'icmp' 'icmp_ln808' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.53ns)   --->   "%icmp_ln808_1 = icmp_eq  i2 %out_index, i2 2"   --->   Operation 82 'icmp' 'icmp_ln808_1' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.53ns)   --->   "%icmp_ln808_2 = icmp_eq  i2 %out_index, i2 1"   --->   Operation 83 'icmp' 'icmp_ln808_2' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.82ns)   --->   "%icmp_ln1420 = icmp_ne  i9 %sext_ln813_16, i9 %sub_ln1420"   --->   Operation 84 'icmp' 'icmp_ln1420' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node acc_V_62)   --->   "%or_ln808 = or i1 %icmp_ln808, i1 %icmp_ln1420"   --->   Operation 85 'or' 'or_ln808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.33ns)   --->   "%or_ln808_1 = or i1 %icmp_ln808_2, i1 %icmp_ln808_1"   --->   Operation 86 'or' 'or_ln808_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node acc_V_62)   --->   "%or_ln808_2 = or i1 %or_ln808_1, i1 %or_ln808"   --->   Operation 87 'or' 'or_ln808_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V_62 = select i1 %or_ln808_2, i8 %acc_V30, i8 0"   --->   Operation 88 'select' 'acc_V_62' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.28ns)   --->   "%acc_V_63 = add i8 %rhs, i8 %lhs"   --->   Operation 89 'add' 'acc_V_63' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.29ns)   --->   "%acc_V_68 = select i1 %icmp_ln808, i8 %acc_V_63, i8 %acc_V_5824"   --->   Operation 90 'select' 'acc_V_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.29ns)   --->   "%acc_V_67 = select i1 %icmp_ln808_1, i8 %acc_V_63, i8 %acc_V_5726"   --->   Operation 91 'select' 'acc_V_67' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.29ns)   --->   "%acc_V_66 = select i1 %icmp_ln808_2, i8 %acc_V_63, i8 %acc_V_5628"   --->   Operation 92 'select' 'acc_V_66' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node acc_V_65)   --->   "%or_ln813 = or i1 %or_ln808_1, i1 %icmp_ln808"   --->   Operation 93 'or' 'or_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V_65 = select i1 %or_ln813, i8 %acc_V_62, i8 %acc_V_63"   --->   Operation 94 'select' 'acc_V_65' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.63ns)   --->   "%lhs_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %acc_V_5922, i8 %acc_V_6020, i8 %acc_V_6118, i8 %acc_V_6216, i2 %out_index"   --->   Operation 95 'mux' 'lhs_8' <Predicate = true> <Delay = 0.63> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln813_17 = sext i8 %lhs_8"   --->   Operation 96 'sext' 'sext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813_18 = sext i8 %rhs_8"   --->   Operation 97 'sext' 'sext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.28ns)   --->   "%sub_ln1420_8 = sub i9 0, i9 %sext_ln813_17"   --->   Operation 98 'sub' 'sub_ln1420_8' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.82ns)   --->   "%icmp_ln1420_8 = icmp_ne  i9 %sext_ln813_18, i9 %sub_ln1420_8"   --->   Operation 99 'icmp' 'icmp_ln1420_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%or_ln808_3 = or i1 %icmp_ln808_1, i1 %icmp_ln1420_8"   --->   Operation 100 'or' 'or_ln808_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.33ns)   --->   "%or_ln808_4 = or i1 %icmp_ln808_2, i1 %icmp_ln808"   --->   Operation 101 'or' 'or_ln808_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%or_ln808_5 = or i1 %or_ln808_4, i1 %or_ln808_3"   --->   Operation 102 'or' 'or_ln808_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V = select i1 %or_ln808_5, i8 %acc_V_5922, i8 0"   --->   Operation 103 'select' 'acc_V' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.28ns)   --->   "%acc_V_64 = add i8 %rhs_8, i8 %lhs_8"   --->   Operation 104 'add' 'acc_V_64' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.29ns)   --->   "%acc_V_72 = select i1 %icmp_ln808, i8 %acc_V_64, i8 %acc_V_6216"   --->   Operation 105 'select' 'acc_V_72' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.29ns)   --->   "%acc_V_71 = select i1 %icmp_ln808_1, i8 %acc_V_64, i8 %acc_V_6118"   --->   Operation 106 'select' 'acc_V_71' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.29ns)   --->   "%acc_V_70 = select i1 %icmp_ln808_2, i8 %acc_V_64, i8 %acc_V_6020"   --->   Operation 107 'select' 'acc_V_70' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node acc_V_69)   --->   "%or_ln813_1 = or i1 %or_ln808_4, i1 %icmp_ln808_1"   --->   Operation 108 'or' 'or_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%acc_V_69 = select i1 %or_ln813_1, i8 %acc_V, i8 %acc_V_64"   --->   Operation 109 'select' 'acc_V_69' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i64 <undef>, i8 %acc_V_65" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 110 'insertvalue' 'mrv_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i64 %mrv_i, i8 %acc_V_66" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 111 'insertvalue' 'mrv_1_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i64 %mrv_1_i, i8 %acc_V_67" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 112 'insertvalue' 'mrv_2_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i64 %mrv_2_i, i8 %acc_V_68" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 113 'insertvalue' 'mrv_3_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i64 %mrv_3_i, i8 %acc_V_69" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 114 'insertvalue' 'mrv_4_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i64 %mrv_4_i, i8 %acc_V_70" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 115 'insertvalue' 'mrv_5_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i64 %mrv_5_i, i8 %acc_V_71" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 116 'insertvalue' 'mrv_6_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i64 %mrv_6_i, i8 %acc_V_72" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 117 'insertvalue' 'mrv_7_i' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%return_ln246 = return void @_ssdm_op_Return, i64 %mrv_7_i" [firmware/nnet_utils/nnet_dense_resource.h:246]   --->   Operation 118 'return' 'return_ln246' <Predicate = (icmp_ln124)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outidx_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln124                                                                     (br               ) [ 0111]
do_init                                                                      (phi              ) [ 0111]
ir31                                                                         (phi              ) [ 0100]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 (load             ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 (load             ) [ 0110]
br_ln124                                                                     (br               ) [ 0110]
zext_ln124                                                                   (zext             ) [ 0000]
zext_ln124_4                                                                 (zext             ) [ 0000]
outidx_3_addr                                                                (getelementptr    ) [ 0110]
w2_V_addr                                                                    (getelementptr    ) [ 0110]
empty_55                                                                     (add              ) [ 0000]
p_cast_i                                                                     (zext             ) [ 0000]
w2_V_addr_1                                                                  (getelementptr    ) [ 0110]
ir                                                                           (add              ) [ 0100]
icmp_ln124                                                                   (icmp             ) [ 0111]
br_ln124                                                                     (br               ) [ 0111]
br_ln0                                                                       (br               ) [ 0111]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 (phi              ) [ 0110]
in_index32                                                                   (phi              ) [ 0110]
br_ln0                                                                       (br               ) [ 0000]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 (phi              ) [ 0110]
void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 (phi              ) [ 0110]
out_index                                                                    (load             ) [ 0101]
a_V                                                                          (mux              ) [ 0000]
w_V                                                                          (load             ) [ 0000]
sext_ln1273                                                                  (sext             ) [ 0000]
sext_ln1273_9                                                                (sext             ) [ 0000]
mul_ln1270                                                                   (mul              ) [ 0000]
rhs                                                                          (partselect       ) [ 0101]
w_V_8                                                                        (load             ) [ 0000]
sext_ln1273_10                                                               (sext             ) [ 0000]
mul_ln1270_8                                                                 (mul              ) [ 0000]
rhs_8                                                                        (partselect       ) [ 0101]
in_index_2                                                                   (add              ) [ 0000]
icmp_ln141                                                                   (icmp             ) [ 0000]
in_index                                                                     (select           ) [ 0110]
acc_V30                                                                      (phi              ) [ 0111]
acc_V_5628                                                                   (phi              ) [ 0111]
acc_V_5726                                                                   (phi              ) [ 0111]
acc_V_5824                                                                   (phi              ) [ 0111]
acc_V_5922                                                                   (phi              ) [ 0111]
acc_V_6020                                                                   (phi              ) [ 0111]
acc_V_6118                                                                   (phi              ) [ 0111]
acc_V_6216                                                                   (phi              ) [ 0111]
empty                                                                        (speclooptripcount) [ 0000]
specpipeline_ln125                                                           (specpipeline     ) [ 0000]
specloopname_ln100                                                           (specloopname     ) [ 0000]
lhs                                                                          (mux              ) [ 0000]
sext_ln813                                                                   (sext             ) [ 0000]
sext_ln813_16                                                                (sext             ) [ 0000]
sub_ln1420                                                                   (sub              ) [ 0000]
icmp_ln808                                                                   (icmp             ) [ 0000]
icmp_ln808_1                                                                 (icmp             ) [ 0000]
icmp_ln808_2                                                                 (icmp             ) [ 0000]
icmp_ln1420                                                                  (icmp             ) [ 0000]
or_ln808                                                                     (or               ) [ 0000]
or_ln808_1                                                                   (or               ) [ 0000]
or_ln808_2                                                                   (or               ) [ 0000]
acc_V_62                                                                     (select           ) [ 0000]
acc_V_63                                                                     (add              ) [ 0000]
acc_V_68                                                                     (select           ) [ 0101]
acc_V_67                                                                     (select           ) [ 0101]
acc_V_66                                                                     (select           ) [ 0101]
or_ln813                                                                     (or               ) [ 0000]
acc_V_65                                                                     (select           ) [ 0101]
lhs_8                                                                        (mux              ) [ 0000]
sext_ln813_17                                                                (sext             ) [ 0000]
sext_ln813_18                                                                (sext             ) [ 0000]
sub_ln1420_8                                                                 (sub              ) [ 0000]
icmp_ln1420_8                                                                (icmp             ) [ 0000]
or_ln808_3                                                                   (or               ) [ 0000]
or_ln808_4                                                                   (or               ) [ 0000]
or_ln808_5                                                                   (or               ) [ 0000]
acc_V                                                                        (select           ) [ 0000]
acc_V_64                                                                     (add              ) [ 0000]
acc_V_72                                                                     (select           ) [ 0101]
acc_V_71                                                                     (select           ) [ 0101]
acc_V_70                                                                     (select           ) [ 0101]
or_ln813_1                                                                   (or               ) [ 0000]
acc_V_69                                                                     (select           ) [ 0101]
mrv_i                                                                        (insertvalue      ) [ 0000]
mrv_1_i                                                                      (insertvalue      ) [ 0000]
mrv_2_i                                                                      (insertvalue      ) [ 0000]
mrv_3_i                                                                      (insertvalue      ) [ 0000]
mrv_4_i                                                                      (insertvalue      ) [ 0000]
mrv_5_i                                                                      (insertvalue      ) [ 0000]
mrv_6_i                                                                      (insertvalue      ) [ 0000]
mrv_7_i                                                                      (insertvalue      ) [ 0000]
return_ln246                                                                 (return           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outidx_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i8.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="outidx_3_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_3_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="w2_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="118" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
<pin id="120" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_V/1 w_V_8/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w2_V_addr_1_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr_1/1 "/>
</bind>
</comp>

<comp id="130" class="1005" name="do_init_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="do_init_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="4" bw="1" slack="0"/>
<pin id="139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/1 "/>
</bind>
</comp>

<comp id="145" class="1005" name="ir31_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="147" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="ir31 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="ir31_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir31/1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="4" bw="1" slack="1"/>
<pin id="168" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="1" slack="1"/>
<pin id="182" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="4" bw="1" slack="1"/>
<pin id="196" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="4" bw="1" slack="1"/>
<pin id="210" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="4" bw="1" slack="1"/>
<pin id="224" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="4" bw="1" slack="1"/>
<pin id="238" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="4" bw="1" slack="1"/>
<pin id="252" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91/2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="1" slack="1"/>
<pin id="266" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="4" bw="1" slack="1"/>
<pin id="280" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93/2 "/>
</bind>
</comp>

<comp id="284" class="1005" name="in_index32_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="1"/>
<pin id="286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_index32 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="in_index32_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="4" bw="1" slack="1"/>
<pin id="294" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index32/2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67/2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="0"/>
<pin id="312" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="8" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68/2 "/>
</bind>
</comp>

<comp id="322" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="8" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69/2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 (phireg) "/>
</bind>
</comp>

<comp id="338" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="8" slack="0"/>
<pin id="342" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70/2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="8" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72/2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73/2 "/>
</bind>
</comp>

<comp id="382" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="8" slack="0"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74/2 "/>
</bind>
</comp>

<comp id="394" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="acc_V30_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2"/>
<pin id="408" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V30 (phireg) "/>
</bind>
</comp>

<comp id="410" class="1004" name="acc_V30_phi_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="2"/>
<pin id="412" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="4" bw="1" slack="2"/>
<pin id="416" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V30/3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="acc_V_5628_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="2"/>
<pin id="422" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_5628 (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="acc_V_5628_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="2"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="4" bw="5" slack="2"/>
<pin id="430" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_5628/3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="acc_V_5726_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2"/>
<pin id="436" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_5726 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="acc_V_5726_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="2"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="4" bw="5" slack="2"/>
<pin id="444" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_5726/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="acc_V_5824_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="2"/>
<pin id="450" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_5824 (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="acc_V_5824_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="6" slack="2"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="4" bw="6" slack="2"/>
<pin id="458" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_5824/3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="acc_V_5922_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2"/>
<pin id="464" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_5922 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="acc_V_5922_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="4" bw="1" slack="2"/>
<pin id="472" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="473" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_5922/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="acc_V_6020_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="2"/>
<pin id="478" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_6020 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="acc_V_6020_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="8" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="4" bw="1" slack="2"/>
<pin id="486" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_6020/3 "/>
</bind>
</comp>

<comp id="490" class="1005" name="acc_V_6118_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_6118 (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="acc_V_6118_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="2"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="4" bw="3" slack="2"/>
<pin id="500" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_6118/3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="acc_V_6216_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="2"/>
<pin id="506" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc_V_6216 (phireg) "/>
</bind>
</comp>

<comp id="508" class="1004" name="acc_V_6216_phi_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="2"/>
<pin id="510" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="2" bw="8" slack="0"/>
<pin id="512" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="4" bw="3" slack="2"/>
<pin id="514" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_6216/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78_load_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_load_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_load_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_load_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln124_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln124_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_4/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="empty_55_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="7" slack="0"/>
<pin id="567" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_55/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_cast_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_i/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ir_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln124_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="6" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="a_V_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="0" index="2" bw="8" slack="0"/>
<pin id="591" dir="0" index="3" bw="8" slack="0"/>
<pin id="592" dir="0" index="4" bw="8" slack="0"/>
<pin id="593" dir="0" index="5" bw="8" slack="0"/>
<pin id="594" dir="0" index="6" bw="8" slack="0"/>
<pin id="595" dir="0" index="7" bw="8" slack="0"/>
<pin id="596" dir="0" index="8" bw="8" slack="0"/>
<pin id="597" dir="0" index="9" bw="8" slack="0"/>
<pin id="598" dir="0" index="10" bw="4" slack="0"/>
<pin id="599" dir="1" index="11" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="a_V/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln1273_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1273_9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="mul_ln1270_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="rhs_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="15" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="0" index="3" bw="5" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln1273_10_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_10/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mul_ln1270_8_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_8/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="rhs_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="15" slack="0"/>
<pin id="648" dir="0" index="2" bw="4" slack="0"/>
<pin id="649" dir="0" index="3" bw="5" slack="0"/>
<pin id="650" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_8/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="in_index_2_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="4" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_2/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln141_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="0"/>
<pin id="663" dir="0" index="1" bw="4" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="in_index_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="4" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_index/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="lhs_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="0" index="2" bw="8" slack="0"/>
<pin id="679" dir="0" index="3" bw="8" slack="0"/>
<pin id="680" dir="0" index="4" bw="8" slack="0"/>
<pin id="681" dir="0" index="5" bw="2" slack="1"/>
<pin id="682" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln813_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="sext_ln813_16_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="8" slack="1"/>
<pin id="694" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_16/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sub_ln1420_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1420/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln808_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="1"/>
<pin id="703" dir="0" index="1" bw="2" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln808/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="icmp_ln808_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="0" index="1" bw="2" slack="0"/>
<pin id="709" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln808_1/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="icmp_ln808_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="1"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln808_2/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln1420_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="0" index="1" bw="9" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="or_ln808_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="or_ln808_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_1/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln808_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="1" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_2/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="acc_V_62_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="8" slack="0"/>
<pin id="743" dir="0" index="2" bw="8" slack="0"/>
<pin id="744" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_62/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="acc_V_63_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="1"/>
<pin id="750" dir="0" index="1" bw="8" slack="0"/>
<pin id="751" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_63/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="acc_V_68_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="0" index="2" bw="8" slack="0"/>
<pin id="757" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_68/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="acc_V_67_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="8" slack="0"/>
<pin id="764" dir="0" index="2" bw="8" slack="0"/>
<pin id="765" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_67/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="acc_V_66_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="8" slack="0"/>
<pin id="772" dir="0" index="2" bw="8" slack="0"/>
<pin id="773" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_66/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="or_ln813_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="1" slack="0"/>
<pin id="780" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln813/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="acc_V_65_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="8" slack="0"/>
<pin id="786" dir="0" index="2" bw="8" slack="0"/>
<pin id="787" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_65/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="lhs_8_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="0"/>
<pin id="793" dir="0" index="1" bw="8" slack="0"/>
<pin id="794" dir="0" index="2" bw="8" slack="0"/>
<pin id="795" dir="0" index="3" bw="8" slack="0"/>
<pin id="796" dir="0" index="4" bw="8" slack="0"/>
<pin id="797" dir="0" index="5" bw="2" slack="1"/>
<pin id="798" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="lhs_8/3 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln813_17_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_17/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sext_ln813_18_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="1"/>
<pin id="810" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_18/3 "/>
</bind>
</comp>

<comp id="811" class="1004" name="sub_ln1420_8_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="8" slack="0"/>
<pin id="814" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1420_8/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln1420_8_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="9" slack="0"/>
<pin id="819" dir="0" index="1" bw="9" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1420_8/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="or_ln808_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_3/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="or_ln808_4_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_4/3 "/>
</bind>
</comp>

<comp id="835" class="1004" name="or_ln808_5_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808_5/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="acc_V_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="8" slack="0"/>
<pin id="844" dir="0" index="2" bw="8" slack="0"/>
<pin id="845" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V/3 "/>
</bind>
</comp>

<comp id="849" class="1004" name="acc_V_64_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="0" index="1" bw="8" slack="0"/>
<pin id="852" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V_64/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="acc_V_72_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="0"/>
<pin id="857" dir="0" index="2" bw="8" slack="0"/>
<pin id="858" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_72/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="acc_V_71_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="0" index="2" bw="8" slack="0"/>
<pin id="866" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_71/3 "/>
</bind>
</comp>

<comp id="870" class="1004" name="acc_V_70_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="0" index="2" bw="8" slack="0"/>
<pin id="874" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_70/3 "/>
</bind>
</comp>

<comp id="878" class="1004" name="or_ln813_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln813_1/3 "/>
</bind>
</comp>

<comp id="884" class="1004" name="acc_V_69_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="0"/>
<pin id="887" dir="0" index="2" bw="8" slack="0"/>
<pin id="888" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_69/3 "/>
</bind>
</comp>

<comp id="892" class="1004" name="mrv_i_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="64" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="0"/>
<pin id="895" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_i/3 "/>
</bind>
</comp>

<comp id="898" class="1004" name="mrv_1_i_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="64" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1_i/3 "/>
</bind>
</comp>

<comp id="904" class="1004" name="mrv_2_i_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2_i/3 "/>
</bind>
</comp>

<comp id="910" class="1004" name="mrv_3_i_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="0"/>
<pin id="912" dir="0" index="1" bw="8" slack="0"/>
<pin id="913" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3_i/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="mrv_4_i_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="64" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4_i/3 "/>
</bind>
</comp>

<comp id="922" class="1004" name="mrv_5_i_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="8" slack="0"/>
<pin id="925" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5_i/3 "/>
</bind>
</comp>

<comp id="928" class="1004" name="mrv_6_i_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6_i/3 "/>
</bind>
</comp>

<comp id="934" class="1004" name="mrv_7_i_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="64" slack="0"/>
<pin id="936" dir="0" index="1" bw="8" slack="0"/>
<pin id="937" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7_i/3 "/>
</bind>
</comp>

<comp id="940" class="1004" name="return_ln246_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="64" slack="0"/>
<pin id="942" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln246/3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="8" slack="1"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76 "/>
</bind>
</comp>

<comp id="949" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77 "/>
</bind>
</comp>

<comp id="954" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="1"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78 "/>
</bind>
</comp>

<comp id="959" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79 "/>
</bind>
</comp>

<comp id="964" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80 "/>
</bind>
</comp>

<comp id="969" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="8" slack="1"/>
<pin id="971" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81 "/>
</bind>
</comp>

<comp id="974" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="1"/>
<pin id="976" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82 "/>
</bind>
</comp>

<comp id="979" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="1"/>
<pin id="981" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83 "/>
</bind>
</comp>

<comp id="984" class="1005" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="1"/>
<pin id="986" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84 "/>
</bind>
</comp>

<comp id="989" class="1005" name="outidx_3_addr_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="1"/>
<pin id="991" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx_3_addr "/>
</bind>
</comp>

<comp id="994" class="1005" name="w2_V_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="7" slack="1"/>
<pin id="996" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="w2_V_addr_1_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="1"/>
<pin id="1001" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr_1 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="ir_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="0"/>
<pin id="1006" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="1009" class="1005" name="icmp_ln124_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln124 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="out_index_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="2" slack="1"/>
<pin id="1015" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="1022" class="1005" name="rhs_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="1"/>
<pin id="1024" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="1028" class="1005" name="rhs_8_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="8" slack="1"/>
<pin id="1030" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_8 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="in_index_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="4" slack="0"/>
<pin id="1036" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_index "/>
</bind>
</comp>

<comp id="1039" class="1005" name="acc_V_68_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_68 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="acc_V_67_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_67 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="acc_V_66_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="0"/>
<pin id="1051" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_66 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="acc_V_65_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="8" slack="0"/>
<pin id="1056" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_65 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="acc_V_72_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_72 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="acc_V_71_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="8" slack="0"/>
<pin id="1066" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_71 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="acc_V_70_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_70 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="acc_V_69_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="105" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="144"><net_src comp="133" pin="6"/><net_sink comp="130" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="186" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="200" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="214" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="240"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="246" pin=4"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="284" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="308"><net_src comp="162" pin="6"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="320"><net_src comp="176" pin="6"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="332"><net_src comp="190" pin="6"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="344"><net_src comp="204" pin="6"/><net_sink comp="338" pin=2"/></net>

<net id="345"><net_src comp="338" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="356"><net_src comp="218" pin="6"/><net_sink comp="350" pin=2"/></net>

<net id="357"><net_src comp="350" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="361"><net_src comp="358" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="368"><net_src comp="232" pin="6"/><net_sink comp="362" pin=2"/></net>

<net id="369"><net_src comp="362" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="380"><net_src comp="246" pin="6"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="374" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="392"><net_src comp="260" pin="6"/><net_sink comp="386" pin=2"/></net>

<net id="393"><net_src comp="386" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="404"><net_src comp="274" pin="6"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="418"><net_src comp="406" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="406" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="423"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="420" pin="1"/><net_sink comp="424" pin=4"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="446"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="434" pin="1"/><net_sink comp="438" pin=4"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="460"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="448" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="474"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="462" pin="1"/><net_sink comp="466" pin=4"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="476" pin="1"/><net_sink comp="480" pin=4"/></net>

<net id="493"><net_src comp="60" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="502"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="490" pin="1"/><net_sink comp="494" pin=4"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="504" pin="1"/><net_sink comp="508" pin=4"/></net>

<net id="521"><net_src comp="4" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="6" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="8" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="12" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="14" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="16" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="18" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="20" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="148" pin="6"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="563"><net_src comp="148" pin="6"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="30" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="579"><net_src comp="148" pin="6"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="32" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="148" pin="6"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="34" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="600"><net_src comp="40" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="601"><net_src comp="398" pin="4"/><net_sink comp="587" pin=1"/></net>

<net id="602"><net_src comp="386" pin="4"/><net_sink comp="587" pin=2"/></net>

<net id="603"><net_src comp="374" pin="4"/><net_sink comp="587" pin=3"/></net>

<net id="604"><net_src comp="362" pin="4"/><net_sink comp="587" pin=4"/></net>

<net id="605"><net_src comp="350" pin="4"/><net_sink comp="587" pin=5"/></net>

<net id="606"><net_src comp="338" pin="4"/><net_sink comp="587" pin=6"/></net>

<net id="607"><net_src comp="326" pin="4"/><net_sink comp="587" pin=7"/></net>

<net id="608"><net_src comp="314" pin="4"/><net_sink comp="587" pin=8"/></net>

<net id="609"><net_src comp="302" pin="4"/><net_sink comp="587" pin=9"/></net>

<net id="610"><net_src comp="288" pin="6"/><net_sink comp="587" pin=10"/></net>

<net id="614"><net_src comp="112" pin="7"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="587" pin="11"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="611" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="42" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="44" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="46" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="112" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="615" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="42" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="44" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="46" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="288" pin="6"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="50" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="38" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="655" pin="2"/><net_sink comp="667" pin=2"/></net>

<net id="683"><net_src comp="80" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="410" pin="6"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="424" pin="6"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="438" pin="6"/><net_sink comp="675" pin=3"/></net>

<net id="687"><net_src comp="452" pin="6"/><net_sink comp="675" pin=4"/></net>

<net id="691"><net_src comp="675" pin="6"/><net_sink comp="688" pin=0"/></net>

<net id="699"><net_src comp="82" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="688" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="84" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="86" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="88" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="692" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="695" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="701" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="711" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="706" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="722" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="745"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="410" pin="6"/><net_sink comp="740" pin=1"/></net>

<net id="747"><net_src comp="52" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="752"><net_src comp="675" pin="6"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="701" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="452" pin="6"/><net_sink comp="753" pin=2"/></net>

<net id="766"><net_src comp="706" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="748" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="438" pin="6"/><net_sink comp="761" pin=2"/></net>

<net id="774"><net_src comp="711" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="748" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="424" pin="6"/><net_sink comp="769" pin=2"/></net>

<net id="781"><net_src comp="728" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="701" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="788"><net_src comp="777" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="740" pin="3"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="748" pin="2"/><net_sink comp="783" pin=2"/></net>

<net id="799"><net_src comp="80" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="800"><net_src comp="466" pin="6"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="480" pin="6"/><net_sink comp="791" pin=2"/></net>

<net id="802"><net_src comp="494" pin="6"/><net_sink comp="791" pin=3"/></net>

<net id="803"><net_src comp="508" pin="6"/><net_sink comp="791" pin=4"/></net>

<net id="807"><net_src comp="791" pin="6"/><net_sink comp="804" pin=0"/></net>

<net id="815"><net_src comp="82" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="804" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="808" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="811" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="706" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="817" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="711" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="701" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="823" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="466" pin="6"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="52" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="853"><net_src comp="791" pin="6"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="701" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="849" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="508" pin="6"/><net_sink comp="854" pin=2"/></net>

<net id="867"><net_src comp="706" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="849" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="494" pin="6"/><net_sink comp="862" pin=2"/></net>

<net id="875"><net_src comp="711" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="849" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="480" pin="6"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="829" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="706" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="841" pin="3"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="849" pin="2"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="90" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="783" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="769" pin="3"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="761" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="753" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="884" pin="3"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="916" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="870" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="932"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="862" pin="3"/><net_sink comp="928" pin=1"/></net>

<net id="938"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="854" pin="3"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="934" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="518" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="952"><net_src comp="522" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="957"><net_src comp="526" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="962"><net_src comp="530" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="967"><net_src comp="534" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="972"><net_src comp="538" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="977"><net_src comp="542" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="982"><net_src comp="546" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="987"><net_src comp="550" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="992"><net_src comp="92" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="997"><net_src comp="105" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="1002"><net_src comp="122" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="1007"><net_src comp="575" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="1012"><net_src comp="581" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="99" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="675" pin=5"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1019"><net_src comp="1013" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1020"><net_src comp="1013" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1021"><net_src comp="1013" pin="1"/><net_sink comp="791" pin=5"/></net>

<net id="1025"><net_src comp="625" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1031"><net_src comp="645" pin="4"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="1037"><net_src comp="667" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1042"><net_src comp="753" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="1047"><net_src comp="761" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1052"><net_src comp="769" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1057"><net_src comp="783" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="1062"><net_src comp="854" pin="3"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="1067"><net_src comp="862" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1072"><net_src comp="870" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1077"><net_src comp="884" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="466" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx_3 | {}
	Port: w2_V | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {}
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {}
 - Input state : 
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : outidx_3 | {1 2 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : w2_V | {1 2 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {1 }
	Port: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {1 }
  - Chain level:
	State 1
		do_init : 1
		ir31 : 1
		zext_ln124 : 2
		zext_ln124_4 : 2
		outidx_3_addr : 3
		out_index : 4
		w2_V_addr : 3
		w_V : 4
		empty_55 : 3
		p_cast_i : 4
		w2_V_addr_1 : 5
		w_V_8 : 6
		ir : 2
		icmp_ln124 : 2
		br_ln124 : 3
	State 2
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74 : 1
		void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75 : 1
		a_V : 2
		sext_ln1273 : 1
		sext_ln1273_9 : 3
		mul_ln1270 : 4
		rhs : 5
		sext_ln1273_10 : 1
		mul_ln1270_8 : 4
		rhs_8 : 5
		in_index_2 : 1
		icmp_ln141 : 2
		in_index : 3
	State 3
		lhs : 1
		sext_ln813 : 2
		sub_ln1420 : 3
		icmp_ln1420 : 4
		or_ln808 : 5
		or_ln808_1 : 1
		or_ln808_2 : 5
		acc_V_62 : 5
		acc_V_63 : 2
		acc_V_68 : 3
		acc_V_67 : 3
		acc_V_66 : 3
		or_ln813 : 1
		acc_V_65 : 6
		lhs_8 : 1
		sext_ln813_17 : 2
		sub_ln1420_8 : 3
		icmp_ln1420_8 : 4
		or_ln808_3 : 5
		or_ln808_4 : 1
		or_ln808_5 : 5
		acc_V : 5
		acc_V_64 : 2
		acc_V_72 : 3
		acc_V_71 : 3
		acc_V_70 : 3
		or_ln813_1 : 1
		acc_V_69 : 6
		mrv_i : 7
		mrv_1_i : 8
		mrv_2_i : 9
		mrv_3_i : 10
		mrv_4_i : 11
		mrv_5_i : 12
		mrv_6_i : 13
		mrv_7_i : 14
		return_ln246 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       a_V_fu_587      |    0    |    0    |    49   |
|    mux   |       lhs_fu_675      |    0    |    0    |    20   |
|          |      lhs_8_fu_791     |    0    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |    in_index_fu_667    |    0    |    0    |    4    |
|          |    acc_V_62_fu_740    |    0    |    0    |    8    |
|          |    acc_V_68_fu_753    |    0    |    0    |    8    |
|          |    acc_V_67_fu_761    |    0    |    0    |    8    |
|          |    acc_V_66_fu_769    |    0    |    0    |    8    |
|  select  |    acc_V_65_fu_783    |    0    |    0    |    8    |
|          |      acc_V_fu_841     |    0    |    0    |    8    |
|          |    acc_V_72_fu_854    |    0    |    0    |    8    |
|          |    acc_V_71_fu_862    |    0    |    0    |    8    |
|          |    acc_V_70_fu_870    |    0    |    0    |    8    |
|          |    acc_V_69_fu_884    |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1270_fu_619   |    0    |    0    |    40   |
|          |  mul_ln1270_8_fu_639  |    0    |    0    |    40   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_55_fu_564    |    0    |    0    |    14   |
|          |       ir_fu_575       |    0    |    0    |    13   |
|    add   |   in_index_2_fu_655   |    0    |    0    |    12   |
|          |    acc_V_63_fu_748    |    0    |    0    |    15   |
|          |    acc_V_64_fu_849    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln124_fu_581   |    0    |    0    |    10   |
|          |   icmp_ln141_fu_661   |    0    |    0    |    9    |
|          |   icmp_ln808_fu_701   |    0    |    0    |    8    |
|   icmp   |  icmp_ln808_1_fu_706  |    0    |    0    |    8    |
|          |  icmp_ln808_2_fu_711  |    0    |    0    |    8    |
|          |   icmp_ln1420_fu_716  |    0    |    0    |    11   |
|          |  icmp_ln1420_8_fu_817 |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    sub   |   sub_ln1420_fu_695   |    0    |    0    |    15   |
|          |  sub_ln1420_8_fu_811  |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    or_ln808_fu_722    |    0    |    0    |    2    |
|          |   or_ln808_1_fu_728   |    0    |    0    |    2    |
|          |   or_ln808_2_fu_734   |    0    |    0    |    2    |
|    or    |    or_ln813_fu_777    |    0    |    0    |    2    |
|          |   or_ln808_3_fu_823   |    0    |    0    |    2    |
|          |   or_ln808_4_fu_829   |    0    |    0    |    2    |
|          |   or_ln808_5_fu_835   |    0    |    0    |    2    |
|          |   or_ln813_1_fu_878   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln124_fu_554   |    0    |    0    |    0    |
|   zext   |  zext_ln124_4_fu_560  |    0    |    0    |    0    |
|          |    p_cast_i_fu_570    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1273_fu_611  |    0    |    0    |    0    |
|          |  sext_ln1273_9_fu_615 |    0    |    0    |    0    |
|          | sext_ln1273_10_fu_635 |    0    |    0    |    0    |
|   sext   |   sext_ln813_fu_688   |    0    |    0    |    0    |
|          |  sext_ln813_16_fu_692 |    0    |    0    |    0    |
|          |  sext_ln813_17_fu_804 |    0    |    0    |    0    |
|          |  sext_ln813_18_fu_808 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|       rhs_fu_625      |    0    |    0    |    0    |
|          |      rhs_8_fu_645     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      mrv_i_fu_892     |    0    |    0    |    0    |
|          |     mrv_1_i_fu_898    |    0    |    0    |    0    |
|          |     mrv_2_i_fu_904    |    0    |    0    |    0    |
|insertvalue|     mrv_3_i_fu_910    |    0    |    0    |    0    |
|          |     mrv_4_i_fu_916    |    0    |    0    |    0    |
|          |     mrv_5_i_fu_922    |    0    |    0    |    0    |
|          |     mrv_6_i_fu_928    |    0    |    0    |    0    |
|          |     mrv_7_i_fu_934    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|  return  |  return_ln246_fu_940  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   433   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------------------+--------+
|                                                                                    |   FF   |
+------------------------------------------------------------------------------------+--------+
|                                   acc_V30_reg_406                                  |    8   |
|                                 acc_V_5628_reg_420                                 |    8   |
|                                 acc_V_5726_reg_434                                 |    8   |
|                                 acc_V_5824_reg_448                                 |    8   |
|                                 acc_V_5922_reg_462                                 |    8   |
|                                 acc_V_6020_reg_476                                 |    8   |
|                                 acc_V_6118_reg_490                                 |    8   |
|                                 acc_V_6216_reg_504                                 |    8   |
|                                  acc_V_65_reg_1054                                 |    8   |
|                                  acc_V_66_reg_1049                                 |    8   |
|                                  acc_V_67_reg_1044                                 |    8   |
|                                  acc_V_68_reg_1039                                 |    8   |
|                                  acc_V_69_reg_1074                                 |    8   |
|                                  acc_V_70_reg_1069                                 |    8   |
|                                  acc_V_71_reg_1064                                 |    8   |
|                                  acc_V_72_reg_1059                                 |    8   |
|                                   do_init_reg_130                                  |    1   |
|                                 icmp_ln124_reg_1009                                |    1   |
|                                 in_index32_reg_284                                 |    4   |
|                                  in_index_reg_1034                                 |    4   |
|                                    ir31_reg_145                                    |    6   |
|                                     ir_reg_1004                                    |    6   |
|                                 out_index_reg_1013                                 |    2   |
|                                outidx_3_addr_reg_989                               |    6   |
|                                   rhs_8_reg_1028                                   |    8   |
|                                    rhs_reg_1022                                    |    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_76_reg_944|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_77_reg_949|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_78_reg_954|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_79_reg_959|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_80_reg_964|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_81_reg_969|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_82_reg_974|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_83_reg_979|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_84_reg_984|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_85_reg_158|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_86_reg_172|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_87_reg_186|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_88_reg_200|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_89_reg_214|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_90_reg_228|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_91_reg_242|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_92_reg_256|    8   |
|void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_93_reg_270|    8   |
|                                 w2_V_addr_1_reg_999                                |    7   |
|                                  w2_V_addr_reg_994                                 |    7   |
+------------------------------------------------------------------------------------+--------+
|                                        Total                                       |   404  |
+------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  1.614  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   433  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   404  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   404  |   460  |
+-----------+--------+--------+--------+--------+
