$date
	Wed Apr  9 13:04:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_t_flipflop $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ t $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ t $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
x!
$end
#5000
0!
1"
#10000
0"
1$
0#
#15000
1!
1"
#20000
0"
#25000
0!
1"
#30000
0"
0$
#35000
1"
#40000
0"
1$
#45000
1!
1"
#50000
0"
#55000
0!
1"
#60000
0"
0$
#65000
1"
#70000
0"
