   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f4xx_tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	TIM_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	TIM_DeInit:
  24              	.LFB110:
  25              		.file 1 "../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c"
   1:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
   2:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ******************************************************************************
   3:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @file    stm32f4xx_tim.c
   4:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @version V1.0.2
   6:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @date    05-March-2012
   7:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          functionalities of the TIM peripheral:
   9:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - TimeBase management
  10:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Output Compare management
  11:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Input Capture management
  12:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Advanced-control timers (TIM1 and TIM8) specific features  
  13:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Interrupts, DMA and flags management
  14:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Clocks management
  15:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Synchronization management
  16:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Specific interface management
  17:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            - Specific remapping management      
  18:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *              
  19:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  @verbatim
  20:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  
  21:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          ===================================================================
  22:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                 How to use this driver
  23:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          ===================================================================
  24:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This driver provides functions to configure and program the TIM 
  25:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          of all STM32F4xx devices.
  26:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          These functions are split in 9 groups: 
  27:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *   
  28:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          1. TIM TimeBase management: this group includes all needed functions 
  29:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             to configure the TM Timebase unit:
  30:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Get Prescaler
  31:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Get Autoreload  
  32:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Counter modes configuration
  33:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set Clock division  
  34:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the One Pulse mode
  35:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Update Request Configuration
  36:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Update Disable Configuration
  37:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Auto-Preload Configuration 
  38:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable the counter     
  39:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                 
  40:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          2. TIM Output Compare management: this group includes all needed 
  41:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             functions to configure the Capture/Compare unit used in Output 
  42:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             compare mode: 
  43:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure each channel, independently, in Output Compare mode
  44:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the output compare modes
  45:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Polarities of each channel
  46:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Get the Capture/Compare register values
  47:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Output Compare Fast mode 
  48:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Output Compare Forced mode  
  49:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Output Compare-Preload Configuration 
  50:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Clear Output Compare Reference
  51:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the OCREF Clear signal
  52:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable the Capture/Compare Channels    
  53:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   
  54:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          3. TIM Input Capture management: this group includes all needed 
  55:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             functions to configure the Capture/Compare unit used in 
  56:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             Input Capture mode:
  57:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure each channel in input capture mode
  58:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure Channel1/2 in PWM Input mode
  59:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set the Input Capture Prescaler
  60:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Get the Capture/Compare values      
  61:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   
  62:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          4. Advanced-control timers (TIM1 and TIM8) specific features
  63:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configures the Break input, dead time, Lock level, the OSSI,
  64:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                      the OSSR State and the AOE(automatic output enable)
  65:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable the TIM peripheral Main Outputs
  66:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the Commutation event
  67:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Set/Reset the Capture Compare Preload Control bit
  68:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                              
  69:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          5. TIM interrupts, DMA and flags management
  70:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable interrupt sources
  71:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Get flags status
  72:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Clear flags/ Pending bits
  73:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Enable/Disable DMA requests 
  74:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Configure DMA burst mode
  75:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select CaptureCompare DMA request  
  76:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *              
  77:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          6. TIM clocks management: this group includes all needed functions 
  78:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             to configure the clock controller unit:
  79:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select internal/External clock
  80:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select the external clock mode: ETR(Mode1/Mode2), TIx or ITRx
  81:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         
  82:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          7. TIM synchronization management: this group includes all needed 
  83:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             functions to configure the Synchronization unit:
  84:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Input Trigger  
  85:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Output Trigger  
  86:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Master Slave Mode 
  87:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - ETR Configuration when used as external trigger   
  88:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *     
  89:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          8. TIM specific interface management, this group includes all 
  90:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             needed functions to use the specific TIM interface:
  91:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Encoder Interface Configuration
  92:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                   - Select Hall Sensor   
  93:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         
  94:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          9. TIM specific remapping management includes the Remapping 
  95:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *             configuration of specific timers               
  96:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *   
  97:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  @endverbatim
  98:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *    
  99:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ******************************************************************************
 100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @attention
 101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
 103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * You may not use this file except in compliance with the License.
 106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * You may obtain a copy of the License at:
 107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * Unless required by applicable law or agreed to in writing, software 
 111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * See the License for the specific language governing permissions and
 114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * limitations under the License.
 115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
 116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ******************************************************************************
 117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Includes ------------------------------------------------------------------*/
 120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #include "stm32f4xx_tim.h"
 121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #include "stm32f4xx_rcc.h"
 122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM 
 128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief TIM driver modules
 129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private typedef -----------------------------------------------------------*/
 133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private define ------------------------------------------------------------*/
 134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
 136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define SMCR_ETR_MASK      ((uint16_t)0x00FF) 
 137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCMR_OFFSET        ((uint16_t)0x0018)
 138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCER_CCE_SET       ((uint16_t)0x0001)  
 139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define	CCER_CCNE_SET      ((uint16_t)0x0004) 
 140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)
 141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** #define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) 
 142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private macro -------------------------------------------------------------*/
 144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private variables ---------------------------------------------------------*/
 145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private function prototypes -----------------------------------------------*/
 146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
 153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter);
 154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /* Private functions ---------------------------------------------------------*/
 156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Private_Functions
 158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group1 TimeBase management functions
 162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief   TimeBase management functions 
 163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
 164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
 165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
 166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        TimeBase management functions
 167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
 168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
 170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in Timing(Time base) Mode
 171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
 172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        To use the Timer in Timing(Time base) mode, the following steps are mandatory:
 173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                     
 176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Fill the TIM_TimeBaseInitStruct with the desired parameters.
 177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Call TIM_TimeBaseInit(TIMx, &TIM_TimeBaseInitStruct) to configure the Time Base unit
 179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           with the corresponding configuration
 180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Enable the NVIC if you need to generate the update interrupt. 
 182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        5. Enable the corresponding interrupt using the function TIM_ITConfig(TIMx, TIM_IT_Update) 
 184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        6. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              
 187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note1: All other functions can be used separately to modify, if needed,
 188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           a specific feature of the Timer. 
 189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
 191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
  26              		.loc 1 201 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 7, -8
  34              		.cfi_offset 14, -4
  35 0002 82B0     		sub	sp, sp, #8
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
 205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIMx == TIM1)
  42              		.loc 1 205 0
  43 0008 7A68     		ldr	r2, [r7, #4]
  44 000a 784B     		ldr	r3, .L16
  45 000c 9A42     		cmp	r2, r3
  46 000e 0CD1     		bne	.L2
 206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  47              		.loc 1 207 0
  48 0010 4FF00100 		mov	r0, #1
  49 0014 4FF00101 		mov	r1, #1
  50 0018 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  51              		.loc 1 208 0
  52 001c 4FF00100 		mov	r0, #1
  53 0020 4FF00001 		mov	r1, #0
  54 0024 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  55 0028 DBE0     		b	.L1
  56              	.L2:
 209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   } 
 210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM2) 
  57              		.loc 1 210 0
  58 002a 7B68     		ldr	r3, [r7, #4]
  59 002c B3F1804F 		cmp	r3, #1073741824
  60 0030 0CD1     		bne	.L4
 211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {     
 212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  61              		.loc 1 212 0
  62 0032 4FF00100 		mov	r0, #1
  63 0036 4FF00101 		mov	r1, #1
  64 003a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  65              		.loc 1 213 0
  66 003e 4FF00100 		mov	r0, #1
  67 0042 4FF00001 		mov	r1, #0
  68 0046 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  69 004a CAE0     		b	.L1
  70              	.L4:
 214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM3)
  71              		.loc 1 215 0
  72 004c 7A68     		ldr	r2, [r7, #4]
  73 004e 684B     		ldr	r3, .L16+4
  74 0050 9A42     		cmp	r2, r3
  75 0052 0CD1     		bne	.L5
 216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
 217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  76              		.loc 1 217 0
  77 0054 4FF00200 		mov	r0, #2
  78 0058 4FF00101 		mov	r1, #1
  79 005c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  80              		.loc 1 218 0
  81 0060 4FF00200 		mov	r0, #2
  82 0064 4FF00001 		mov	r1, #0
  83 0068 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  84 006c B9E0     		b	.L1
  85              	.L5:
 219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM4)
  86              		.loc 1 220 0
  87 006e 7A68     		ldr	r2, [r7, #4]
  88 0070 604B     		ldr	r3, .L16+8
  89 0072 9A42     		cmp	r2, r3
  90 0074 0CD1     		bne	.L6
 221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
 222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  91              		.loc 1 222 0
  92 0076 4FF00400 		mov	r0, #4
  93 007a 4FF00101 		mov	r1, #1
  94 007e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  95              		.loc 1 223 0
  96 0082 4FF00400 		mov	r0, #4
  97 0086 4FF00001 		mov	r1, #0
  98 008a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  99 008e A8E0     		b	.L1
 100              	.L6:
 224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM5)
 101              		.loc 1 225 0
 102 0090 7A68     		ldr	r2, [r7, #4]
 103 0092 594B     		ldr	r3, .L16+12
 104 0094 9A42     		cmp	r2, r3
 105 0096 0CD1     		bne	.L7
 226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 106              		.loc 1 227 0
 107 0098 4FF00800 		mov	r0, #8
 108 009c 4FF00101 		mov	r1, #1
 109 00a0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 110              		.loc 1 228 0
 111 00a4 4FF00800 		mov	r0, #8
 112 00a8 4FF00001 		mov	r1, #0
 113 00ac FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 114 00b0 97E0     		b	.L1
 115              	.L7:
 229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM6)  
 116              		.loc 1 230 0
 117 00b2 7A68     		ldr	r2, [r7, #4]
 118 00b4 514B     		ldr	r3, .L16+16
 119 00b6 9A42     		cmp	r2, r3
 120 00b8 0CD1     		bne	.L8
 231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {    
 232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 121              		.loc 1 232 0
 122 00ba 4FF01000 		mov	r0, #16
 123 00be 4FF00101 		mov	r1, #1
 124 00c2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 125              		.loc 1 233 0
 126 00c6 4FF01000 		mov	r0, #16
 127 00ca 4FF00001 		mov	r1, #0
 128 00ce FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 129 00d2 86E0     		b	.L1
 130              	.L8:
 234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM7)
 131              		.loc 1 235 0
 132 00d4 7A68     		ldr	r2, [r7, #4]
 133 00d6 4A4B     		ldr	r3, .L16+20
 134 00d8 9A42     		cmp	r2, r3
 135 00da 0CD1     		bne	.L9
 236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 136              		.loc 1 237 0
 137 00dc 4FF02000 		mov	r0, #32
 138 00e0 4FF00101 		mov	r1, #1
 139 00e4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 140              		.loc 1 238 0
 141 00e8 4FF02000 		mov	r0, #32
 142 00ec 4FF00001 		mov	r1, #0
 143 00f0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 144 00f4 75E0     		b	.L1
 145              	.L9:
 239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM8)
 146              		.loc 1 240 0
 147 00f6 7A68     		ldr	r2, [r7, #4]
 148 00f8 424B     		ldr	r3, .L16+24
 149 00fa 9A42     		cmp	r2, r3
 150 00fc 0CD1     		bne	.L10
 241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 151              		.loc 1 242 0
 152 00fe 4FF00200 		mov	r0, #2
 153 0102 4FF00101 		mov	r1, #1
 154 0106 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 155              		.loc 1 243 0
 156 010a 4FF00200 		mov	r0, #2
 157 010e 4FF00001 		mov	r1, #0
 158 0112 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 159 0116 64E0     		b	.L1
 160              	.L10:
 244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM9)
 161              		.loc 1 245 0
 162 0118 7A68     		ldr	r2, [r7, #4]
 163 011a 3B4B     		ldr	r3, .L16+28
 164 011c 9A42     		cmp	r2, r3
 165 011e 0CD1     		bne	.L11
 246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 166              		.loc 1 247 0
 167 0120 4FF48030 		mov	r0, #65536
 168 0124 4FF00101 		mov	r1, #1
 169 0128 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 170              		.loc 1 248 0
 171 012c 4FF48030 		mov	r0, #65536
 172 0130 4FF00001 		mov	r1, #0
 173 0134 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 174 0138 53E0     		b	.L1
 175              	.L11:
 249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    }  
 250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM10)
 176              		.loc 1 250 0
 177 013a 7A68     		ldr	r2, [r7, #4]
 178 013c 334B     		ldr	r3, .L16+32
 179 013e 9A42     		cmp	r2, r3
 180 0140 0CD1     		bne	.L12
 251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 181              		.loc 1 252 0
 182 0142 4FF40030 		mov	r0, #131072
 183 0146 4FF00101 		mov	r1, #1
 184 014a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 185              		.loc 1 253 0
 186 014e 4FF40030 		mov	r0, #131072
 187 0152 4FF00001 		mov	r1, #0
 188 0156 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 189 015a 42E0     		b	.L1
 190              	.L12:
 254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM11) 
 191              		.loc 1 255 0
 192 015c 7A68     		ldr	r2, [r7, #4]
 193 015e 2C4B     		ldr	r3, .L16+36
 194 0160 9A42     		cmp	r2, r3
 195 0162 0CD1     		bne	.L13
 256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {     
 257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 196              		.loc 1 257 0
 197 0164 4FF48020 		mov	r0, #262144
 198 0168 4FF00101 		mov	r1, #1
 199 016c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 200              		.loc 1 258 0
 201 0170 4FF48020 		mov	r0, #262144
 202 0174 4FF00001 		mov	r1, #0
 203 0178 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 204 017c 31E0     		b	.L1
 205              	.L13:
 259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM12)
 206              		.loc 1 260 0
 207 017e 7A68     		ldr	r2, [r7, #4]
 208 0180 244B     		ldr	r3, .L16+40
 209 0182 9A42     		cmp	r2, r3
 210 0184 0CD1     		bne	.L14
 261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {      
 262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 211              		.loc 1 262 0
 212 0186 4FF04000 		mov	r0, #64
 213 018a 4FF00101 		mov	r1, #1
 214 018e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 215              		.loc 1 263 0
 216 0192 4FF04000 		mov	r0, #64
 217 0196 4FF00001 		mov	r1, #0
 218 019a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 219 019e 20E0     		b	.L1
 220              	.L14:
 264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIMx == TIM13) 
 221              		.loc 1 265 0
 222 01a0 7A68     		ldr	r2, [r7, #4]
 223 01a2 1D4B     		ldr	r3, .L16+44
 224 01a4 9A42     		cmp	r2, r3
 225 01a6 0CD1     		bne	.L15
 266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {       
 267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 226              		.loc 1 267 0
 227 01a8 4FF08000 		mov	r0, #128
 228 01ac 4FF00101 		mov	r1, #1
 229 01b0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 230              		.loc 1 268 0
 231 01b4 4FF08000 		mov	r0, #128
 232 01b8 4FF00001 		mov	r1, #0
 233 01bc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 234 01c0 0FE0     		b	.L1
 235              	.L15:
 269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
 270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
 272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     if (TIMx == TIM14) 
 236              		.loc 1 272 0
 237 01c2 7A68     		ldr	r2, [r7, #4]
 238 01c4 154B     		ldr	r3, .L16+48
 239 01c6 9A42     		cmp	r2, r3
 240 01c8 0BD1     		bne	.L1
 273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     {     
 274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 241              		.loc 1 274 0
 242 01ca 4FF48070 		mov	r0, #256
 243 01ce 4FF00101 		mov	r1, #1
 244 01d2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 245              		.loc 1 275 0
 246 01d6 4FF48070 		mov	r0, #256
 247 01da 4FF00001 		mov	r1, #0
 248 01de FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 249              	.L1:
 276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     }   
 277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 250              		.loc 1 278 0
 251 01e2 07F10807 		add	r7, r7, #8
 252 01e6 BD46     		mov	sp, r7
 253 01e8 80BD     		pop	{r7, pc}
 254              	.L17:
 255 01ea 00BF     		.align	2
 256              	.L16:
 257 01ec 00000140 		.word	1073807360
 258 01f0 00040040 		.word	1073742848
 259 01f4 00080040 		.word	1073743872
 260 01f8 000C0040 		.word	1073744896
 261 01fc 00100040 		.word	1073745920
 262 0200 00140040 		.word	1073746944
 263 0204 00040140 		.word	1073808384
 264 0208 00400140 		.word	1073823744
 265 020c 00440140 		.word	1073824768
 266 0210 00480140 		.word	1073825792
 267 0214 00180040 		.word	1073747968
 268 0218 001C0040 		.word	1073748992
 269 021c 00200040 		.word	1073750016
 270              		.cfi_endproc
 271              	.LFE110:
 273              		.align	2
 274              		.global	TIM_TimeBaseInit
 275              		.thumb
 276              		.thumb_func
 278              	TIM_TimeBaseInit:
 279              	.LFB111:
 279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
 285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 280              		.loc 1 289 0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 16
 283              		@ frame_needed = 1, uses_anonymous_args = 0
 284              		@ link register save eliminated.
 285 0220 80B4     		push	{r7}
 286              	.LCFI3:
 287              		.cfi_def_cfa_offset 4
 288              		.cfi_offset 7, -4
 289 0222 85B0     		sub	sp, sp, #20
 290              	.LCFI4:
 291              		.cfi_def_cfa_offset 24
 292 0224 00AF     		add	r7, sp, #0
 293              	.LCFI5:
 294              		.cfi_def_cfa_register 7
 295 0226 7860     		str	r0, [r7, #4]
 296 0228 3960     		str	r1, [r7, #0]
 290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 297              		.loc 1 290 0
 298 022a 4FF00003 		mov	r3, #0
 299 022e FB81     		strh	r3, [r7, #14]	@ movhi
 291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;  
 300              		.loc 1 297 0
 301 0230 7B68     		ldr	r3, [r7, #4]
 302 0232 1B88     		ldrh	r3, [r3, #0]	@ movhi
 303 0234 FB81     		strh	r3, [r7, #14]	@ movhi
 298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)||
 304              		.loc 1 299 0
 305 0236 7A68     		ldr	r2, [r7, #4]
 306 0238 284B     		ldr	r3, .L24
 307 023a 9A42     		cmp	r2, r3
 308 023c 13D0     		beq	.L19
 309              		.loc 1 299 0 is_stmt 0 discriminator 1
 310 023e 7A68     		ldr	r2, [r7, #4]
 311 0240 274B     		ldr	r3, .L24+4
 312 0242 9A42     		cmp	r2, r3
 313 0244 0FD0     		beq	.L19
 314 0246 7B68     		ldr	r3, [r7, #4]
 315 0248 B3F1804F 		cmp	r3, #1073741824
 316 024c 0BD0     		beq	.L19
 300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      (TIMx == TIM2) || (TIMx == TIM3)||
 317              		.loc 1 300 0 is_stmt 1
 318 024e 7A68     		ldr	r2, [r7, #4]
 319 0250 244B     		ldr	r3, .L24+8
 320 0252 9A42     		cmp	r2, r3
 321 0254 07D0     		beq	.L19
 322              		.loc 1 300 0 is_stmt 0 discriminator 1
 323 0256 7A68     		ldr	r2, [r7, #4]
 324 0258 234B     		ldr	r3, .L24+12
 325 025a 9A42     		cmp	r2, r3
 326 025c 03D0     		beq	.L19
 301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 327              		.loc 1 301 0 is_stmt 1
 328 025e 7A68     		ldr	r2, [r7, #4]
 329 0260 224B     		ldr	r3, .L24+16
 330 0262 9A42     		cmp	r2, r3
 331 0264 08D1     		bne	.L20
 332              	.L19:
 302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Select the Counter Mode */
 304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 333              		.loc 1 304 0
 334 0266 FB89     		ldrh	r3, [r7, #14]	@ movhi
 335 0268 23F07003 		bic	r3, r3, #112
 336 026c FB81     		strh	r3, [r7, #14]	@ movhi
 305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 337              		.loc 1 305 0
 338 026e 3B68     		ldr	r3, [r7, #0]
 339 0270 5A88     		ldrh	r2, [r3, #2]
 340 0272 FB89     		ldrh	r3, [r7, #14]	@ movhi
 341 0274 1343     		orrs	r3, r3, r2
 342 0276 FB81     		strh	r3, [r7, #14]	@ movhi
 343              	.L20:
 306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
 308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 344              		.loc 1 308 0
 345 0278 7A68     		ldr	r2, [r7, #4]
 346 027a 1D4B     		ldr	r3, .L24+20
 347 027c 9A42     		cmp	r2, r3
 348 027e 0CD0     		beq	.L21
 349              		.loc 1 308 0 is_stmt 0 discriminator 1
 350 0280 7A68     		ldr	r2, [r7, #4]
 351 0282 1C4B     		ldr	r3, .L24+24
 352 0284 9A42     		cmp	r2, r3
 353 0286 08D0     		beq	.L21
 309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the clock division */
 311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 354              		.loc 1 311 0 is_stmt 1
 355 0288 FB89     		ldrh	r3, [r7, #14]	@ movhi
 356 028a 23F44073 		bic	r3, r3, #768
 357 028e FB81     		strh	r3, [r7, #14]	@ movhi
 312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 358              		.loc 1 312 0
 359 0290 3B68     		ldr	r3, [r7, #0]
 360 0292 1A89     		ldrh	r2, [r3, #8]
 361 0294 FB89     		ldrh	r3, [r7, #14]	@ movhi
 362 0296 1343     		orrs	r3, r3, r2
 363 0298 FB81     		strh	r3, [r7, #14]	@ movhi
 364              	.L21:
 313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 365              		.loc 1 315 0
 366 029a 7B68     		ldr	r3, [r7, #4]
 367 029c FA89     		ldrh	r2, [r7, #14]	@ movhi
 368 029e 1A80     		strh	r2, [r3, #0]	@ movhi
 316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Autoreload value */
 318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 369              		.loc 1 318 0
 370 02a0 3B68     		ldr	r3, [r7, #0]
 371 02a2 5A68     		ldr	r2, [r3, #4]
 372 02a4 7B68     		ldr	r3, [r7, #4]
 373 02a6 DA62     		str	r2, [r3, #44]
 319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
 320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 374              		.loc 1 321 0
 375 02a8 3B68     		ldr	r3, [r7, #0]
 376 02aa 1A88     		ldrh	r2, [r3, #0]
 377 02ac 7B68     		ldr	r3, [r7, #4]
 378 02ae 1A85     		strh	r2, [r3, #40]	@ movhi
 322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8))  
 379              		.loc 1 323 0
 380 02b0 7A68     		ldr	r2, [r7, #4]
 381 02b2 0A4B     		ldr	r3, .L24
 382 02b4 9A42     		cmp	r2, r3
 383 02b6 03D0     		beq	.L22
 384              		.loc 1 323 0 is_stmt 0 discriminator 1
 385 02b8 7A68     		ldr	r2, [r7, #4]
 386 02ba 094B     		ldr	r3, .L24+4
 387 02bc 9A42     		cmp	r2, r3
 388 02be 04D1     		bne	.L23
 389              	.L22:
 324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Repetition Counter value */
 326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 390              		.loc 1 326 0 is_stmt 1
 391 02c0 3B68     		ldr	r3, [r7, #0]
 392 02c2 9B7A     		ldrb	r3, [r3, #10]	@ zero_extendqisi2
 393 02c4 1A46     		mov	r2, r3
 394 02c6 7B68     		ldr	r3, [r7, #4]
 395 02c8 1A86     		strh	r2, [r3, #48]	@ movhi
 396              	.L23:
 327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Generate an update event to reload the Prescaler 
 330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      and the repetition counter(only for TIM1 and TIM8) value immediatly */
 331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 397              		.loc 1 331 0
 398 02ca 7B68     		ldr	r3, [r7, #4]
 399 02cc 4FF00102 		mov	r2, #1
 400 02d0 9A82     		strh	r2, [r3, #20]	@ movhi
 332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 401              		.loc 1 332 0
 402 02d2 07F11407 		add	r7, r7, #20
 403 02d6 BD46     		mov	sp, r7
 404 02d8 80BC     		pop	{r7}
 405 02da 7047     		bx	lr
 406              	.L25:
 407              		.align	2
 408              	.L24:
 409 02dc 00000140 		.word	1073807360
 410 02e0 00040140 		.word	1073808384
 411 02e4 00040040 		.word	1073742848
 412 02e8 00080040 		.word	1073743872
 413 02ec 000C0040 		.word	1073744896
 414 02f0 00100040 		.word	1073745920
 415 02f4 00140040 		.word	1073746944
 416              		.cfi_endproc
 417              	.LFE111:
 419              		.align	2
 420              		.global	TIM_TimeBaseStructInit
 421              		.thumb
 422              		.thumb_func
 424              	TIM_TimeBaseStructInit:
 425              	.LFB112:
 333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         structure which will be initialized.
 338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 426              		.loc 1 341 0
 427              		.cfi_startproc
 428              		@ args = 0, pretend = 0, frame = 8
 429              		@ frame_needed = 1, uses_anonymous_args = 0
 430              		@ link register save eliminated.
 431 02f8 80B4     		push	{r7}
 432              	.LCFI6:
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 7, -4
 435 02fa 83B0     		sub	sp, sp, #12
 436              	.LCFI7:
 437              		.cfi_def_cfa_offset 16
 438 02fc 00AF     		add	r7, sp, #0
 439              	.LCFI8:
 440              		.cfi_def_cfa_register 7
 441 02fe 7860     		str	r0, [r7, #4]
 342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 442              		.loc 1 343 0
 443 0300 7B68     		ldr	r3, [r7, #4]
 444 0302 4FF0FF32 		mov	r2, #-1
 445 0306 5A60     		str	r2, [r3, #4]
 344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 446              		.loc 1 344 0
 447 0308 7B68     		ldr	r3, [r7, #4]
 448 030a 4FF00002 		mov	r2, #0
 449 030e 1A80     		strh	r2, [r3, #0]	@ movhi
 345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 450              		.loc 1 345 0
 451 0310 7B68     		ldr	r3, [r7, #4]
 452 0312 4FF00002 		mov	r2, #0
 453 0316 1A81     		strh	r2, [r3, #8]	@ movhi
 346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 454              		.loc 1 346 0
 455 0318 7B68     		ldr	r3, [r7, #4]
 456 031a 4FF00002 		mov	r2, #0
 457 031e 5A80     		strh	r2, [r3, #2]	@ movhi
 347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 458              		.loc 1 347 0
 459 0320 7B68     		ldr	r3, [r7, #4]
 460 0322 4FF00002 		mov	r2, #0
 461 0326 9A72     		strb	r2, [r3, #10]
 348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 462              		.loc 1 348 0
 463 0328 07F10C07 		add	r7, r7, #12
 464 032c BD46     		mov	sp, r7
 465 032e 80BC     		pop	{r7}
 466 0330 7047     		bx	lr
 467              		.cfi_endproc
 468              	.LFE112:
 470 0332 00BF     		.align	2
 471              		.global	TIM_PrescalerConfig
 472              		.thumb
 473              		.thumb_func
 475              	TIM_PrescalerConfig:
 476              	.LFB113:
 349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Prescaler.
 352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 to 14 to select the TIM peripheral.
 353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
 354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
 355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
 357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
 358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
 361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 477              		.loc 1 361 0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 8
 480              		@ frame_needed = 1, uses_anonymous_args = 0
 481              		@ link register save eliminated.
 482 0334 80B4     		push	{r7}
 483              	.LCFI9:
 484              		.cfi_def_cfa_offset 4
 485              		.cfi_offset 7, -4
 486 0336 83B0     		sub	sp, sp, #12
 487              	.LCFI10:
 488              		.cfi_def_cfa_offset 16
 489 0338 00AF     		add	r7, sp, #0
 490              	.LCFI11:
 491              		.cfi_def_cfa_register 7
 492 033a 7860     		str	r0, [r7, #4]
 493 033c 1346     		mov	r3, r2
 494 033e 0A46     		mov	r2, r1	@ movhi
 495 0340 7A80     		strh	r2, [r7, #2]	@ movhi
 496 0342 3B80     		strh	r3, [r7, #0]	@ movhi
 362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Prescaler value */
 366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->PSC = Prescaler;
 497              		.loc 1 366 0
 498 0344 7B68     		ldr	r3, [r7, #4]
 499 0346 7A88     		ldrh	r2, [r7, #2]	@ movhi
 500 0348 1A85     		strh	r2, [r3, #40]	@ movhi
 367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or reset the UG Bit */
 368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 501              		.loc 1 368 0
 502 034a 7B68     		ldr	r3, [r7, #4]
 503 034c 3A88     		ldrh	r2, [r7, #0]	@ movhi
 504 034e 9A82     		strh	r2, [r3, #20]	@ movhi
 369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 505              		.loc 1 369 0
 506 0350 07F10C07 		add	r7, r7, #12
 507 0354 BD46     		mov	sp, r7
 508 0356 80BC     		pop	{r7}
 509 0358 7047     		bx	lr
 510              		.cfi_endproc
 511              	.LFE113:
 513 035a 00BF     		.align	2
 514              		.global	TIM_CounterModeConfig
 515              		.thumb
 516              		.thumb_func
 518              	TIM_CounterModeConfig:
 519              	.LFB114:
 370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
 373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
 375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Up: TIM Up Counting Mode
 377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_Down: TIM Down Counting Mode
 378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
 379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
 380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
 381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
 384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 520              		.loc 1 384 0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 16
 523              		@ frame_needed = 1, uses_anonymous_args = 0
 524              		@ link register save eliminated.
 525 035c 80B4     		push	{r7}
 526              	.LCFI12:
 527              		.cfi_def_cfa_offset 4
 528              		.cfi_offset 7, -4
 529 035e 85B0     		sub	sp, sp, #20
 530              	.LCFI13:
 531              		.cfi_def_cfa_offset 24
 532 0360 00AF     		add	r7, sp, #0
 533              	.LCFI14:
 534              		.cfi_def_cfa_register 7
 535 0362 7860     		str	r0, [r7, #4]
 536 0364 0B46     		mov	r3, r1
 537 0366 7B80     		strh	r3, [r7, #2]	@ movhi
 385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpcr1 = 0;
 538              		.loc 1 385 0
 539 0368 4FF00003 		mov	r3, #0
 540 036c FB81     		strh	r3, [r7, #14]	@ movhi
 386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 = TIMx->CR1;
 541              		.loc 1 391 0
 542 036e 7B68     		ldr	r3, [r7, #4]
 543 0370 1B88     		ldrh	r3, [r3, #0]	@ movhi
 544 0372 FB81     		strh	r3, [r7, #14]	@ movhi
 392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CMS and DIR Bits */
 394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 545              		.loc 1 394 0
 546 0374 FB89     		ldrh	r3, [r7, #14]	@ movhi
 547 0376 23F07003 		bic	r3, r3, #112
 548 037a FB81     		strh	r3, [r7, #14]	@ movhi
 395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Counter Mode */
 397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr1 |= TIM_CounterMode;
 549              		.loc 1 397 0
 550 037c FA89     		ldrh	r2, [r7, #14]	@ movhi
 551 037e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 552 0380 1343     		orrs	r3, r3, r2
 553 0382 FB81     		strh	r3, [r7, #14]	@ movhi
 398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR1 register */
 400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 = tmpcr1;
 554              		.loc 1 400 0
 555 0384 7B68     		ldr	r3, [r7, #4]
 556 0386 FA89     		ldrh	r2, [r7, #14]	@ movhi
 557 0388 1A80     		strh	r2, [r3, #0]	@ movhi
 401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 558              		.loc 1 401 0
 559 038a 07F11407 		add	r7, r7, #20
 560 038e BD46     		mov	sp, r7
 561 0390 80BC     		pop	{r7}
 562 0392 7047     		bx	lr
 563              		.cfi_endproc
 564              	.LFE114:
 566              		.align	2
 567              		.global	TIM_SetCounter
 568              		.thumb
 569              		.thumb_func
 571              	TIM_SetCounter:
 572              	.LFB115:
 402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Counter Register value
 405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Counter: specifies the Counter register new value.
 407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
 410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 573              		.loc 1 410 0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 8
 576              		@ frame_needed = 1, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 578 0394 80B4     		push	{r7}
 579              	.LCFI15:
 580              		.cfi_def_cfa_offset 4
 581              		.cfi_offset 7, -4
 582 0396 83B0     		sub	sp, sp, #12
 583              	.LCFI16:
 584              		.cfi_def_cfa_offset 16
 585 0398 00AF     		add	r7, sp, #0
 586              	.LCFI17:
 587              		.cfi_def_cfa_register 7
 588 039a 7860     		str	r0, [r7, #4]
 589 039c 3960     		str	r1, [r7, #0]
 411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    assert_param(IS_TIM_ALL_PERIPH(TIMx));
 413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Counter Register value */
 415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CNT = Counter;
 590              		.loc 1 415 0
 591 039e 7B68     		ldr	r3, [r7, #4]
 592 03a0 3A68     		ldr	r2, [r7, #0]
 593 03a2 5A62     		str	r2, [r3, #36]
 416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 594              		.loc 1 416 0
 595 03a4 07F10C07 		add	r7, r7, #12
 596 03a8 BD46     		mov	sp, r7
 597 03aa 80BC     		pop	{r7}
 598 03ac 7047     		bx	lr
 599              		.cfi_endproc
 600              	.LFE115:
 602 03ae 00BF     		.align	2
 603              		.global	TIM_SetAutoreload
 604              		.thumb
 605              		.thumb_func
 607              	TIM_SetAutoreload:
 608              	.LFB116:
 417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
 420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
 422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
 425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 609              		.loc 1 425 0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 8
 612              		@ frame_needed = 1, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614 03b0 80B4     		push	{r7}
 615              	.LCFI18:
 616              		.cfi_def_cfa_offset 4
 617              		.cfi_offset 7, -4
 618 03b2 83B0     		sub	sp, sp, #12
 619              	.LCFI19:
 620              		.cfi_def_cfa_offset 16
 621 03b4 00AF     		add	r7, sp, #0
 622              	.LCFI20:
 623              		.cfi_def_cfa_register 7
 624 03b6 7860     		str	r0, [r7, #4]
 625 03b8 3960     		str	r1, [r7, #0]
 426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Autoreload Register value */
 430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->ARR = Autoreload;
 626              		.loc 1 430 0
 627 03ba 7B68     		ldr	r3, [r7, #4]
 628 03bc 3A68     		ldr	r2, [r7, #0]
 629 03be DA62     		str	r2, [r3, #44]
 431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 630              		.loc 1 431 0
 631 03c0 07F10C07 		add	r7, r7, #12
 632 03c4 BD46     		mov	sp, r7
 633 03c6 80BC     		pop	{r7}
 634 03c8 7047     		bx	lr
 635              		.cfi_endproc
 636              	.LFE116:
 638 03ca 00BF     		.align	2
 639              		.global	TIM_GetCounter
 640              		.thumb
 641              		.thumb_func
 643              	TIM_GetCounter:
 644              	.LFB117:
 432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Counter value.
 435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Counter Register value
 437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
 439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 645              		.loc 1 439 0
 646              		.cfi_startproc
 647              		@ args = 0, pretend = 0, frame = 8
 648              		@ frame_needed = 1, uses_anonymous_args = 0
 649              		@ link register save eliminated.
 650 03cc 80B4     		push	{r7}
 651              	.LCFI21:
 652              		.cfi_def_cfa_offset 4
 653              		.cfi_offset 7, -4
 654 03ce 83B0     		sub	sp, sp, #12
 655              	.LCFI22:
 656              		.cfi_def_cfa_offset 16
 657 03d0 00AF     		add	r7, sp, #0
 658              	.LCFI23:
 659              		.cfi_def_cfa_register 7
 660 03d2 7860     		str	r0, [r7, #4]
 440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Counter Register value */
 444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CNT;
 661              		.loc 1 444 0
 662 03d4 7B68     		ldr	r3, [r7, #4]
 663 03d6 5B6A     		ldr	r3, [r3, #36]
 445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 664              		.loc 1 445 0
 665 03d8 1846     		mov	r0, r3
 666 03da 07F10C07 		add	r7, r7, #12
 667 03de BD46     		mov	sp, r7
 668 03e0 80BC     		pop	{r7}
 669 03e2 7047     		bx	lr
 670              		.cfi_endproc
 671              	.LFE117:
 673              		.align	2
 674              		.global	TIM_GetPrescaler
 675              		.thumb
 676              		.thumb_func
 678              	TIM_GetPrescaler:
 679              	.LFB118:
 446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Prescaler value.
 449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Prescaler Register value.
 451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
 453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 680              		.loc 1 453 0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 8
 683              		@ frame_needed = 1, uses_anonymous_args = 0
 684              		@ link register save eliminated.
 685 03e4 80B4     		push	{r7}
 686              	.LCFI24:
 687              		.cfi_def_cfa_offset 4
 688              		.cfi_offset 7, -4
 689 03e6 83B0     		sub	sp, sp, #12
 690              	.LCFI25:
 691              		.cfi_def_cfa_offset 16
 692 03e8 00AF     		add	r7, sp, #0
 693              	.LCFI26:
 694              		.cfi_def_cfa_register 7
 695 03ea 7860     		str	r0, [r7, #4]
 454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Prescaler Register value */
 458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->PSC;
 696              		.loc 1 458 0
 697 03ec 7B68     		ldr	r3, [r7, #4]
 698 03ee 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 699 03f0 9BB2     		uxth	r3, r3
 459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 700              		.loc 1 459 0
 701 03f2 1846     		mov	r0, r3
 702 03f4 07F10C07 		add	r7, r7, #12
 703 03f8 BD46     		mov	sp, r7
 704 03fa 80BC     		pop	{r7}
 705 03fc 7047     		bx	lr
 706              		.cfi_endproc
 707              	.LFE118:
 709 03fe 00BF     		.align	2
 710              		.global	TIM_UpdateDisableConfig
 711              		.thumb
 712              		.thumb_func
 714              	TIM_UpdateDisableConfig:
 715              	.LFB119:
 460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
 463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
 465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 716              		.loc 1 469 0
 717              		.cfi_startproc
 718              		@ args = 0, pretend = 0, frame = 8
 719              		@ frame_needed = 1, uses_anonymous_args = 0
 720              		@ link register save eliminated.
 721 0400 80B4     		push	{r7}
 722              	.LCFI27:
 723              		.cfi_def_cfa_offset 4
 724              		.cfi_offset 7, -4
 725 0402 83B0     		sub	sp, sp, #12
 726              	.LCFI28:
 727              		.cfi_def_cfa_offset 16
 728 0404 00AF     		add	r7, sp, #0
 729              	.LCFI29:
 730              		.cfi_def_cfa_register 7
 731 0406 7860     		str	r0, [r7, #4]
 732 0408 0B46     		mov	r3, r1
 733 040a FB70     		strb	r3, [r7, #3]
 470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 734              		.loc 1 474 0
 735 040c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 736 040e 002B     		cmp	r3, #0
 737 0410 08D0     		beq	.L36
 475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Update Disable Bit */
 477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 738              		.loc 1 477 0
 739 0412 7B68     		ldr	r3, [r7, #4]
 740 0414 1B88     		ldrh	r3, [r3, #0]	@ movhi
 741 0416 9BB2     		uxth	r3, r3
 742 0418 43F00203 		orr	r3, r3, #2
 743 041c 9AB2     		uxth	r2, r3
 744 041e 7B68     		ldr	r3, [r7, #4]
 745 0420 1A80     		strh	r2, [r3, #0]	@ movhi
 746 0422 07E0     		b	.L35
 747              	.L36:
 478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Update Disable Bit */
 482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 748              		.loc 1 482 0
 749 0424 7B68     		ldr	r3, [r7, #4]
 750 0426 1B88     		ldrh	r3, [r3, #0]	@ movhi
 751 0428 9BB2     		uxth	r3, r3
 752 042a 23F00203 		bic	r3, r3, #2
 753 042e 9AB2     		uxth	r2, r3
 754 0430 7B68     		ldr	r3, [r7, #4]
 755 0432 1A80     		strh	r2, [r3, #0]	@ movhi
 756              	.L35:
 483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 757              		.loc 1 484 0
 758 0434 07F10C07 		add	r7, r7, #12
 759 0438 BD46     		mov	sp, r7
 760 043a 80BC     		pop	{r7}
 761 043c 7047     		bx	lr
 762              		.cfi_endproc
 763              	.LFE119:
 765 043e 00BF     		.align	2
 766              		.global	TIM_UpdateRequestConfig
 767              		.thumb
 768              		.thumb_func
 770              	TIM_UpdateRequestConfig:
 771              	.LFB120:
 485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
 488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
 490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Global: Source of update is the counter
 492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                 overflow/underflow or the setting of UG bit, or an update
 493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                 generation through the slave mode controller.
 494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
 495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
 498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 772              		.loc 1 498 0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 8
 775              		@ frame_needed = 1, uses_anonymous_args = 0
 776              		@ link register save eliminated.
 777 0440 80B4     		push	{r7}
 778              	.LCFI30:
 779              		.cfi_def_cfa_offset 4
 780              		.cfi_offset 7, -4
 781 0442 83B0     		sub	sp, sp, #12
 782              	.LCFI31:
 783              		.cfi_def_cfa_offset 16
 784 0444 00AF     		add	r7, sp, #0
 785              	.LCFI32:
 786              		.cfi_def_cfa_register 7
 787 0446 7860     		str	r0, [r7, #4]
 788 0448 0B46     		mov	r3, r1
 789 044a 7B80     		strh	r3, [r7, #2]	@ movhi
 499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 790              		.loc 1 503 0
 791 044c 7B88     		ldrh	r3, [r7, #2]
 792 044e 002B     		cmp	r3, #0
 793 0450 08D0     		beq	.L39
 504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the URS Bit */
 506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 794              		.loc 1 506 0
 795 0452 7B68     		ldr	r3, [r7, #4]
 796 0454 1B88     		ldrh	r3, [r3, #0]	@ movhi
 797 0456 9BB2     		uxth	r3, r3
 798 0458 43F00403 		orr	r3, r3, #4
 799 045c 9AB2     		uxth	r2, r3
 800 045e 7B68     		ldr	r3, [r7, #4]
 801 0460 1A80     		strh	r2, [r3, #0]	@ movhi
 802 0462 07E0     		b	.L38
 803              	.L39:
 507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the URS Bit */
 511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 804              		.loc 1 511 0
 805 0464 7B68     		ldr	r3, [r7, #4]
 806 0466 1B88     		ldrh	r3, [r3, #0]	@ movhi
 807 0468 9BB2     		uxth	r3, r3
 808 046a 23F00403 		bic	r3, r3, #4
 809 046e 9AB2     		uxth	r2, r3
 810 0470 7B68     		ldr	r3, [r7, #4]
 811 0472 1A80     		strh	r2, [r3, #0]	@ movhi
 812              	.L38:
 512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 813              		.loc 1 513 0
 814 0474 07F10C07 		add	r7, r7, #12
 815 0478 BD46     		mov	sp, r7
 816 047a 80BC     		pop	{r7}
 817 047c 7047     		bx	lr
 818              		.cfi_endproc
 819              	.LFE120:
 821 047e 00BF     		.align	2
 822              		.global	TIM_ARRPreloadConfig
 823              		.thumb
 824              		.thumb_func
 826              	TIM_ARRPreloadConfig:
 827              	.LFB121:
 514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
 517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
 519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
 523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 828              		.loc 1 523 0
 829              		.cfi_startproc
 830              		@ args = 0, pretend = 0, frame = 8
 831              		@ frame_needed = 1, uses_anonymous_args = 0
 832              		@ link register save eliminated.
 833 0480 80B4     		push	{r7}
 834              	.LCFI33:
 835              		.cfi_def_cfa_offset 4
 836              		.cfi_offset 7, -4
 837 0482 83B0     		sub	sp, sp, #12
 838              	.LCFI34:
 839              		.cfi_def_cfa_offset 16
 840 0484 00AF     		add	r7, sp, #0
 841              	.LCFI35:
 842              		.cfi_def_cfa_register 7
 843 0486 7860     		str	r0, [r7, #4]
 844 0488 0B46     		mov	r3, r1
 845 048a FB70     		strb	r3, [r7, #3]
 524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 846              		.loc 1 528 0
 847 048c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 848 048e 002B     		cmp	r3, #0
 849 0490 08D0     		beq	.L42
 529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the ARR Preload Bit */
 531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 850              		.loc 1 531 0
 851 0492 7B68     		ldr	r3, [r7, #4]
 852 0494 1B88     		ldrh	r3, [r3, #0]	@ movhi
 853 0496 9BB2     		uxth	r3, r3
 854 0498 43F08003 		orr	r3, r3, #128
 855 049c 9AB2     		uxth	r2, r3
 856 049e 7B68     		ldr	r3, [r7, #4]
 857 04a0 1A80     		strh	r2, [r3, #0]	@ movhi
 858 04a2 07E0     		b	.L41
 859              	.L42:
 532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the ARR Preload Bit */
 536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 860              		.loc 1 536 0
 861 04a4 7B68     		ldr	r3, [r7, #4]
 862 04a6 1B88     		ldrh	r3, [r3, #0]	@ movhi
 863 04a8 9BB2     		uxth	r3, r3
 864 04aa 23F08003 		bic	r3, r3, #128
 865 04ae 9AB2     		uxth	r2, r3
 866 04b0 7B68     		ldr	r3, [r7, #4]
 867 04b2 1A80     		strh	r2, [r3, #0]	@ movhi
 868              	.L41:
 537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 869              		.loc 1 538 0
 870 04b4 07F10C07 		add	r7, r7, #12
 871 04b8 BD46     		mov	sp, r7
 872 04ba 80BC     		pop	{r7}
 873 04bc 7047     		bx	lr
 874              		.cfi_endproc
 875              	.LFE121:
 877 04be 00BF     		.align	2
 878              		.global	TIM_SelectOnePulseMode
 879              		.thumb
 880              		.thumb_func
 882              	TIM_SelectOnePulseMode:
 883              	.LFB122:
 539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
 542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
 543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
 544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Single
 546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OPMode_Repetitive
 547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
 550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 884              		.loc 1 550 0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 8
 887              		@ frame_needed = 1, uses_anonymous_args = 0
 888              		@ link register save eliminated.
 889 04c0 80B4     		push	{r7}
 890              	.LCFI36:
 891              		.cfi_def_cfa_offset 4
 892              		.cfi_offset 7, -4
 893 04c2 83B0     		sub	sp, sp, #12
 894              	.LCFI37:
 895              		.cfi_def_cfa_offset 16
 896 04c4 00AF     		add	r7, sp, #0
 897              	.LCFI38:
 898              		.cfi_def_cfa_register 7
 899 04c6 7860     		str	r0, [r7, #4]
 900 04c8 0B46     		mov	r3, r1
 901 04ca 7B80     		strh	r3, [r7, #2]	@ movhi
 551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OPM Bit */
 556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 902              		.loc 1 556 0
 903 04cc 7B68     		ldr	r3, [r7, #4]
 904 04ce 1B88     		ldrh	r3, [r3, #0]	@ movhi
 905 04d0 9BB2     		uxth	r3, r3
 906 04d2 23F00803 		bic	r3, r3, #8
 907 04d6 9AB2     		uxth	r2, r3
 908 04d8 7B68     		ldr	r3, [r7, #4]
 909 04da 1A80     		strh	r2, [r3, #0]	@ movhi
 557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the OPM Mode */
 559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 910              		.loc 1 559 0
 911 04dc 7B68     		ldr	r3, [r7, #4]
 912 04de 1B88     		ldrh	r3, [r3, #0]	@ movhi
 913 04e0 9AB2     		uxth	r2, r3
 914 04e2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 915 04e4 1343     		orrs	r3, r3, r2
 916 04e6 9AB2     		uxth	r2, r3
 917 04e8 7B68     		ldr	r3, [r7, #4]
 918 04ea 1A80     		strh	r2, [r3, #0]	@ movhi
 560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 919              		.loc 1 560 0
 920 04ec 07F10C07 		add	r7, r7, #12
 921 04f0 BD46     		mov	sp, r7
 922 04f2 80BC     		pop	{r7}
 923 04f4 7047     		bx	lr
 924              		.cfi_endproc
 925              	.LFE122:
 927 04f6 00BF     		.align	2
 928              		.global	TIM_SetClockDivision
 929              		.thumb
 930              		.thumb_func
 932              	TIM_SetClockDivision:
 933              	.LFB123:
 561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Clock Division value.
 564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
 566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following value:
 567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV1: TDTS = Tck_tim
 568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
 569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
 570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
 573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 934              		.loc 1 573 0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 8
 937              		@ frame_needed = 1, uses_anonymous_args = 0
 938              		@ link register save eliminated.
 939 04f8 80B4     		push	{r7}
 940              	.LCFI39:
 941              		.cfi_def_cfa_offset 4
 942              		.cfi_offset 7, -4
 943 04fa 83B0     		sub	sp, sp, #12
 944              	.LCFI40:
 945              		.cfi_def_cfa_offset 16
 946 04fc 00AF     		add	r7, sp, #0
 947              	.LCFI41:
 948              		.cfi_def_cfa_register 7
 949 04fe 7860     		str	r0, [r7, #4]
 950 0500 0B46     		mov	r3, r1
 951 0502 7B80     		strh	r3, [r7, #2]	@ movhi
 574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
 576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CKD Bits */
 579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 952              		.loc 1 579 0
 953 0504 7B68     		ldr	r3, [r7, #4]
 954 0506 1B88     		ldrh	r3, [r3, #0]	@ movhi
 955 0508 9BB2     		uxth	r3, r3
 956 050a 23F44073 		bic	r3, r3, #768
 957 050e 9AB2     		uxth	r2, r3
 958 0510 7B68     		ldr	r3, [r7, #4]
 959 0512 1A80     		strh	r2, [r3, #0]	@ movhi
 580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the CKD value */
 582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR1 |= TIM_CKD;
 960              		.loc 1 582 0
 961 0514 7B68     		ldr	r3, [r7, #4]
 962 0516 1B88     		ldrh	r3, [r3, #0]	@ movhi
 963 0518 9AB2     		uxth	r2, r3
 964 051a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 965 051c 1343     		orrs	r3, r3, r2
 966 051e 9AB2     		uxth	r2, r3
 967 0520 7B68     		ldr	r3, [r7, #4]
 968 0522 1A80     		strh	r2, [r3, #0]	@ movhi
 583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 969              		.loc 1 583 0
 970 0524 07F10C07 		add	r7, r7, #12
 971 0528 BD46     		mov	sp, r7
 972 052a 80BC     		pop	{r7}
 973 052c 7047     		bx	lr
 974              		.cfi_endproc
 975              	.LFE123:
 977 052e 00BF     		.align	2
 978              		.global	TIM_Cmd
 979              		.thumb
 980              		.thumb_func
 982              	TIM_Cmd:
 983              	.LFB124:
 584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
 588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
 590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 984              		.loc 1 593 0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 8
 987              		@ frame_needed = 1, uses_anonymous_args = 0
 988              		@ link register save eliminated.
 989 0530 80B4     		push	{r7}
 990              	.LCFI42:
 991              		.cfi_def_cfa_offset 4
 992              		.cfi_offset 7, -4
 993 0532 83B0     		sub	sp, sp, #12
 994              	.LCFI43:
 995              		.cfi_def_cfa_offset 16
 996 0534 00AF     		add	r7, sp, #0
 997              	.LCFI44:
 998              		.cfi_def_cfa_register 7
 999 0536 7860     		str	r0, [r7, #4]
 1000 0538 0B46     		mov	r3, r1
 1001 053a FB70     		strb	r3, [r7, #3]
 594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 1002              		.loc 1 598 0
 1003 053c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1004 053e 002B     		cmp	r3, #0
 1005 0540 08D0     		beq	.L47
 599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the TIM Counter */
 601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 1006              		.loc 1 601 0
 1007 0542 7B68     		ldr	r3, [r7, #4]
 1008 0544 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1009 0546 9BB2     		uxth	r3, r3
 1010 0548 43F00103 		orr	r3, r3, #1
 1011 054c 9AB2     		uxth	r2, r3
 1012 054e 7B68     		ldr	r3, [r7, #4]
 1013 0550 1A80     		strh	r2, [r3, #0]	@ movhi
 1014 0552 07E0     		b	.L46
 1015              	.L47:
 602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
 604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the TIM Counter */
 606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 1016              		.loc 1 606 0
 1017 0554 7B68     		ldr	r3, [r7, #4]
 1018 0556 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1019 0558 9BB2     		uxth	r3, r3
 1020 055a 23F00103 		bic	r3, r3, #1
 1021 055e 9AB2     		uxth	r2, r3
 1022 0560 7B68     		ldr	r3, [r7, #4]
 1023 0562 1A80     		strh	r2, [r3, #0]	@ movhi
 1024              	.L46:
 607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1025              		.loc 1 608 0
 1026 0564 07F10C07 		add	r7, r7, #12
 1027 0568 BD46     		mov	sp, r7
 1028 056a 80BC     		pop	{r7}
 1029 056c 7047     		bx	lr
 1030              		.cfi_endproc
 1031              	.LFE124:
 1033 056e 00BF     		.align	2
 1034              		.global	TIM_OC1Init
 1035              		.thumb
 1036              		.thumb_func
 1038              	TIM_OC1Init:
 1039              	.LFB125:
 609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
 611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group2 Output Compare management functions
 614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Output Compare management functions 
 615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
 616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
 617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
 618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                         Output Compare management functions
 619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
 620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
 622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in Output Compare Mode
 623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
 624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        To use the Timer in Output Compare mode, the following steps are mandatory:
 625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
 627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the TIM pins by configuring the corresponding GPIO pins
 629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Time base unit as described in the first part of this driver, 
 631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
 632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Autoreload value = 0xFFFF
 633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Prescaler value = 0x0000
 634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Counter mode = Up counting
 635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Clock Division = TIM_CKD_DIV1
 636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Fill the TIM_OCInitStruct with the desired parameters including:
 638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - The TIM Output Compare mode: TIM_OCMode
 639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Output State: TIM_OutputState
 640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Pulse value: TIM_Pulse
 641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Output Compare Polarity : TIM_OCPolarity
 642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Call TIM_OCxInit(TIMx, &TIM_OCInitStruct) to configure the desired channel with the 
 644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           corresponding configuration
 645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        5. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
 647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
 648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note1: All other functions can be used separately to modify, if needed,
 649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               a specific feature of the Timer. 
 650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
 651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note2: In case of PWM mode, this function is mandatory:
 652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM_OCxPreloadConfig(TIMx, TIM_OCPreload_ENABLE); 
 653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               
 654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note3: If the corresponding interrupt or DMA request are needed, the user should:
 655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                 1. Enable the NVIC (or the DMA) to use the TIM interrupts (or DMA requests). 
 656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                 2. Enable the corresponding interrupt (or DMA request) using the function 
 657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                    TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx))   
 658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
 660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
 661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified parameters in
 665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the TIM_OCInitStruct.
 666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1040              		.loc 1 672 0
 1041              		.cfi_startproc
 1042              		@ args = 0, pretend = 0, frame = 16
 1043              		@ frame_needed = 1, uses_anonymous_args = 0
 1044              		@ link register save eliminated.
 1045 0570 80B4     		push	{r7}
 1046              	.LCFI45:
 1047              		.cfi_def_cfa_offset 4
 1048              		.cfi_offset 7, -4
 1049 0572 85B0     		sub	sp, sp, #20
 1050              	.LCFI46:
 1051              		.cfi_def_cfa_offset 24
 1052 0574 00AF     		add	r7, sp, #0
 1053              	.LCFI47:
 1054              		.cfi_def_cfa_register 7
 1055 0576 7860     		str	r0, [r7, #4]
 1056 0578 3960     		str	r1, [r7, #0]
 673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1057              		.loc 1 673 0
 1058 057a 4FF00003 		mov	r3, #0
 1059 057e 7B81     		strh	r3, [r7, #10]	@ movhi
 1060 0580 4FF00003 		mov	r3, #0
 1061 0584 FB81     		strh	r3, [r7, #14]	@ movhi
 1062 0586 4FF00003 		mov	r3, #0
 1063 058a BB81     		strh	r3, [r7, #12]	@ movhi
 674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
 677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 1064              		.loc 1 682 0
 1065 058c 7B68     		ldr	r3, [r7, #4]
 1066 058e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1067 0590 9BB2     		uxth	r3, r3
 1068 0592 23F00103 		bic	r3, r3, #1
 1069 0596 9AB2     		uxth	r2, r3
 1070 0598 7B68     		ldr	r3, [r7, #4]
 1071 059a 1A84     		strh	r2, [r3, #32]	@ movhi
 683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1072              		.loc 1 685 0
 1073 059c 7B68     		ldr	r3, [r7, #4]
 1074 059e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1075 05a0 FB81     		strh	r3, [r7, #14]	@ movhi
 686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1076              		.loc 1 687 0
 1077 05a2 7B68     		ldr	r3, [r7, #4]
 1078 05a4 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1079 05a6 BB81     		strh	r3, [r7, #12]	@ movhi
 688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 1080              		.loc 1 690 0
 1081 05a8 7B68     		ldr	r3, [r7, #4]
 1082 05aa 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1083 05ac 7B81     		strh	r3, [r7, #10]	@ movhi
 691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare Mode Bits */
 693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 1084              		.loc 1 693 0
 1085 05ae 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1086 05b0 23F07003 		bic	r3, r3, #112
 1087 05b4 7B81     		strh	r3, [r7, #10]	@ movhi
 694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 1088              		.loc 1 694 0
 1089 05b6 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1090 05b8 23F00303 		bic	r3, r3, #3
 1091 05bc 7B81     		strh	r3, [r7, #10]	@ movhi
 695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 1092              		.loc 1 696 0
 1093 05be 3B68     		ldr	r3, [r7, #0]
 1094 05c0 1A88     		ldrh	r2, [r3, #0]
 1095 05c2 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1096 05c4 1343     		orrs	r3, r3, r2
 1097 05c6 7B81     		strh	r3, [r7, #10]	@ movhi
 697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 1098              		.loc 1 699 0
 1099 05c8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1100 05ca 23F00203 		bic	r3, r3, #2
 1101 05ce FB81     		strh	r3, [r7, #14]	@ movhi
 700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 1102              		.loc 1 701 0
 1103 05d0 3B68     		ldr	r3, [r7, #0]
 1104 05d2 9A89     		ldrh	r2, [r3, #12]
 1105 05d4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1106 05d6 1343     		orrs	r3, r3, r2
 1107 05d8 FB81     		strh	r3, [r7, #14]	@ movhi
 702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 1108              		.loc 1 704 0
 1109 05da 3B68     		ldr	r3, [r7, #0]
 1110 05dc 5A88     		ldrh	r2, [r3, #2]
 1111 05de FB89     		ldrh	r3, [r7, #14]	@ movhi
 1112 05e0 1343     		orrs	r3, r3, r2
 1113 05e2 FB81     		strh	r3, [r7, #14]	@ movhi
 705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1114              		.loc 1 706 0
 1115 05e4 7A68     		ldr	r2, [r7, #4]
 1116 05e6 1E4B     		ldr	r3, .L52
 1117 05e8 9A42     		cmp	r2, r3
 1118 05ea 03D0     		beq	.L50
 1119              		.loc 1 706 0 is_stmt 0 discriminator 1
 1120 05ec 7A68     		ldr	r2, [r7, #4]
 1121 05ee 1D4B     		ldr	r3, .L52+4
 1122 05f0 9A42     		cmp	r2, r3
 1123 05f2 23D1     		bne	.L51
 1124              	.L50:
 707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 1125              		.loc 1 714 0 is_stmt 1
 1126 05f4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1127 05f6 23F00803 		bic	r3, r3, #8
 1128 05fa FB81     		strh	r3, [r7, #14]	@ movhi
 715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 1129              		.loc 1 716 0
 1130 05fc 3B68     		ldr	r3, [r7, #0]
 1131 05fe DA89     		ldrh	r2, [r3, #14]
 1132 0600 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1133 0602 1343     		orrs	r3, r3, r2
 1134 0604 FB81     		strh	r3, [r7, #14]	@ movhi
 717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 1135              		.loc 1 718 0
 1136 0606 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1137 0608 23F00403 		bic	r3, r3, #4
 1138 060c FB81     		strh	r3, [r7, #14]	@ movhi
 719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 1139              		.loc 1 721 0
 1140 060e 3B68     		ldr	r3, [r7, #0]
 1141 0610 9A88     		ldrh	r2, [r3, #4]
 1142 0612 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1143 0614 1343     		orrs	r3, r3, r2
 1144 0616 FB81     		strh	r3, [r7, #14]	@ movhi
 722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 1145              		.loc 1 723 0
 1146 0618 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1147 061a 23F48073 		bic	r3, r3, #256
 1148 061e BB81     		strh	r3, [r7, #12]	@ movhi
 724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 1149              		.loc 1 724 0
 1150 0620 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1151 0622 23F40073 		bic	r3, r3, #512
 1152 0626 BB81     		strh	r3, [r7, #12]	@ movhi
 725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 1153              		.loc 1 726 0
 1154 0628 3B68     		ldr	r3, [r7, #0]
 1155 062a 1A8A     		ldrh	r2, [r3, #16]
 1156 062c BB89     		ldrh	r3, [r7, #12]	@ movhi
 1157 062e 1343     		orrs	r3, r3, r2
 1158 0630 BB81     		strh	r3, [r7, #12]	@ movhi
 727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 1159              		.loc 1 728 0
 1160 0632 3B68     		ldr	r3, [r7, #0]
 1161 0634 5A8A     		ldrh	r2, [r3, #18]
 1162 0636 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1163 0638 1343     		orrs	r3, r3, r2
 1164 063a BB81     		strh	r3, [r7, #12]	@ movhi
 1165              	.L51:
 729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1166              		.loc 1 731 0
 1167 063c 7B68     		ldr	r3, [r7, #4]
 1168 063e BA89     		ldrh	r2, [r7, #12]	@ movhi
 1169 0640 9A80     		strh	r2, [r3, #4]	@ movhi
 732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 1170              		.loc 1 734 0
 1171 0642 7B68     		ldr	r3, [r7, #4]
 1172 0644 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1173 0646 1A83     		strh	r2, [r3, #24]	@ movhi
 735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 1174              		.loc 1 737 0
 1175 0648 3B68     		ldr	r3, [r7, #0]
 1176 064a 9A68     		ldr	r2, [r3, #8]
 1177 064c 7B68     		ldr	r3, [r7, #4]
 1178 064e 5A63     		str	r2, [r3, #52]
 738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1179              		.loc 1 740 0
 1180 0650 7B68     		ldr	r3, [r7, #4]
 1181 0652 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1182 0654 1A84     		strh	r2, [r3, #32]	@ movhi
 741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1183              		.loc 1 741 0
 1184 0656 07F11407 		add	r7, r7, #20
 1185 065a BD46     		mov	sp, r7
 1186 065c 80BC     		pop	{r7}
 1187 065e 7047     		bx	lr
 1188              	.L53:
 1189              		.align	2
 1190              	.L52:
 1191 0660 00000140 		.word	1073807360
 1192 0664 00040140 		.word	1073808384
 1193              		.cfi_endproc
 1194              	.LFE125:
 1196              		.align	2
 1197              		.global	TIM_OC2Init
 1198              		.thumb
 1199              		.thumb_func
 1201              	TIM_OC2Init:
 1202              	.LFB126:
 742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified parameters 
 745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
 747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
 748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1203              		.loc 1 753 0
 1204              		.cfi_startproc
 1205              		@ args = 0, pretend = 0, frame = 16
 1206              		@ frame_needed = 1, uses_anonymous_args = 0
 1207              		@ link register save eliminated.
 1208 0668 80B4     		push	{r7}
 1209              	.LCFI48:
 1210              		.cfi_def_cfa_offset 4
 1211              		.cfi_offset 7, -4
 1212 066a 85B0     		sub	sp, sp, #20
 1213              	.LCFI49:
 1214              		.cfi_def_cfa_offset 24
 1215 066c 00AF     		add	r7, sp, #0
 1216              	.LCFI50:
 1217              		.cfi_def_cfa_register 7
 1218 066e 7860     		str	r0, [r7, #4]
 1219 0670 3960     		str	r1, [r7, #0]
 754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1220              		.loc 1 754 0
 1221 0672 4FF00003 		mov	r3, #0
 1222 0676 7B81     		strh	r3, [r7, #10]	@ movhi
 1223 0678 4FF00003 		mov	r3, #0
 1224 067c FB81     		strh	r3, [r7, #14]	@ movhi
 1225 067e 4FF00003 		mov	r3, #0
 1226 0682 BB81     		strh	r3, [r7, #12]	@ movhi
 755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx)); 
 758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 1227              		.loc 1 763 0
 1228 0684 7B68     		ldr	r3, [r7, #4]
 1229 0686 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1230 0688 9BB2     		uxth	r3, r3
 1231 068a 23F01003 		bic	r3, r3, #16
 1232 068e 9AB2     		uxth	r2, r3
 1233 0690 7B68     		ldr	r3, [r7, #4]
 1234 0692 1A84     		strh	r2, [r3, #32]	@ movhi
 764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */  
 766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1235              		.loc 1 766 0
 1236 0694 7B68     		ldr	r3, [r7, #4]
 1237 0696 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1238 0698 FB81     		strh	r3, [r7, #14]	@ movhi
 767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1239              		.loc 1 768 0
 1240 069a 7B68     		ldr	r3, [r7, #4]
 1241 069c 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1242 069e BB81     		strh	r3, [r7, #12]	@ movhi
 769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
 771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR1;
 1243              		.loc 1 771 0
 1244 06a0 7B68     		ldr	r3, [r7, #4]
 1245 06a2 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 1246 06a4 7B81     		strh	r3, [r7, #10]	@ movhi
 772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 1247              		.loc 1 774 0
 1248 06a6 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1249 06a8 23F4E043 		bic	r3, r3, #28672
 1250 06ac 7B81     		strh	r3, [r7, #10]	@ movhi
 775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 1251              		.loc 1 775 0
 1252 06ae 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1253 06b0 23F44073 		bic	r3, r3, #768
 1254 06b4 7B81     		strh	r3, [r7, #10]	@ movhi
 776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1255              		.loc 1 778 0
 1256 06b6 3B68     		ldr	r3, [r7, #0]
 1257 06b8 1B88     		ldrh	r3, [r3, #0]
 1258 06ba 4FEA0323 		lsl	r3, r3, #8
 1259 06be 9AB2     		uxth	r2, r3
 1260 06c0 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1261 06c2 1343     		orrs	r3, r3, r2
 1262 06c4 7B81     		strh	r3, [r7, #10]	@ movhi
 779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 1263              		.loc 1 781 0
 1264 06c6 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1265 06c8 23F02003 		bic	r3, r3, #32
 1266 06cc FB81     		strh	r3, [r7, #14]	@ movhi
 782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 1267              		.loc 1 783 0
 1268 06ce 3B68     		ldr	r3, [r7, #0]
 1269 06d0 9B89     		ldrh	r3, [r3, #12]
 1270 06d2 4FEA0313 		lsl	r3, r3, #4
 1271 06d6 9AB2     		uxth	r2, r3
 1272 06d8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1273 06da 1343     		orrs	r3, r3, r2
 1274 06dc FB81     		strh	r3, [r7, #14]	@ movhi
 784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 1275              		.loc 1 786 0
 1276 06de 3B68     		ldr	r3, [r7, #0]
 1277 06e0 5B88     		ldrh	r3, [r3, #2]
 1278 06e2 4FEA0313 		lsl	r3, r3, #4
 1279 06e6 9AB2     		uxth	r2, r3
 1280 06e8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1281 06ea 1343     		orrs	r3, r3, r2
 1282 06ec FB81     		strh	r3, [r7, #14]	@ movhi
 787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1283              		.loc 1 788 0
 1284 06ee 7A68     		ldr	r2, [r7, #4]
 1285 06f0 244B     		ldr	r3, .L57
 1286 06f2 9A42     		cmp	r2, r3
 1287 06f4 03D0     		beq	.L55
 1288              		.loc 1 788 0 is_stmt 0 discriminator 1
 1289 06f6 7A68     		ldr	r2, [r7, #4]
 1290 06f8 234B     		ldr	r3, .L57+4
 1291 06fa 9A42     		cmp	r2, r3
 1292 06fc 2FD1     		bne	.L56
 1293              	.L55:
 789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 1294              		.loc 1 796 0 is_stmt 1
 1295 06fe FB89     		ldrh	r3, [r7, #14]	@ movhi
 1296 0700 23F08003 		bic	r3, r3, #128
 1297 0704 FB81     		strh	r3, [r7, #14]	@ movhi
 797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 1298              		.loc 1 798 0
 1299 0706 3B68     		ldr	r3, [r7, #0]
 1300 0708 DB89     		ldrh	r3, [r3, #14]
 1301 070a 4FEA0313 		lsl	r3, r3, #4
 1302 070e 9AB2     		uxth	r2, r3
 1303 0710 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1304 0712 1343     		orrs	r3, r3, r2
 1305 0714 FB81     		strh	r3, [r7, #14]	@ movhi
 799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 1306              		.loc 1 800 0
 1307 0716 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1308 0718 23F04003 		bic	r3, r3, #64
 1309 071c FB81     		strh	r3, [r7, #14]	@ movhi
 801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 1310              		.loc 1 803 0
 1311 071e 3B68     		ldr	r3, [r7, #0]
 1312 0720 9B88     		ldrh	r3, [r3, #4]
 1313 0722 4FEA0313 		lsl	r3, r3, #4
 1314 0726 9AB2     		uxth	r2, r3
 1315 0728 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1316 072a 1343     		orrs	r3, r3, r2
 1317 072c FB81     		strh	r3, [r7, #14]	@ movhi
 804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 1318              		.loc 1 805 0
 1319 072e BB89     		ldrh	r3, [r7, #12]	@ movhi
 1320 0730 23F48063 		bic	r3, r3, #1024
 1321 0734 BB81     		strh	r3, [r7, #12]	@ movhi
 806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 1322              		.loc 1 806 0
 1323 0736 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1324 0738 23F40063 		bic	r3, r3, #2048
 1325 073c BB81     		strh	r3, [r7, #12]	@ movhi
 807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 1326              		.loc 1 808 0
 1327 073e 3B68     		ldr	r3, [r7, #0]
 1328 0740 1B8A     		ldrh	r3, [r3, #16]
 1329 0742 4FEA8303 		lsl	r3, r3, #2
 1330 0746 9AB2     		uxth	r2, r3
 1331 0748 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1332 074a 1343     		orrs	r3, r3, r2
 1333 074c BB81     		strh	r3, [r7, #12]	@ movhi
 809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 1334              		.loc 1 810 0
 1335 074e 3B68     		ldr	r3, [r7, #0]
 1336 0750 5B8A     		ldrh	r3, [r3, #18]
 1337 0752 4FEA8303 		lsl	r3, r3, #2
 1338 0756 9AB2     		uxth	r2, r3
 1339 0758 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1340 075a 1343     		orrs	r3, r3, r2
 1341 075c BB81     		strh	r3, [r7, #12]	@ movhi
 1342              	.L56:
 811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1343              		.loc 1 813 0
 1344 075e 7B68     		ldr	r3, [r7, #4]
 1345 0760 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1346 0762 9A80     		strh	r2, [r3, #4]	@ movhi
 814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
 816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 1347              		.loc 1 816 0
 1348 0764 7B68     		ldr	r3, [r7, #4]
 1349 0766 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1350 0768 1A83     		strh	r2, [r3, #24]	@ movhi
 817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 1351              		.loc 1 819 0
 1352 076a 3B68     		ldr	r3, [r7, #0]
 1353 076c 9A68     		ldr	r2, [r3, #8]
 1354 076e 7B68     		ldr	r3, [r7, #4]
 1355 0770 9A63     		str	r2, [r3, #56]
 820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1356              		.loc 1 822 0
 1357 0772 7B68     		ldr	r3, [r7, #4]
 1358 0774 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1359 0776 1A84     		strh	r2, [r3, #32]	@ movhi
 823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1360              		.loc 1 823 0
 1361 0778 07F11407 		add	r7, r7, #20
 1362 077c BD46     		mov	sp, r7
 1363 077e 80BC     		pop	{r7}
 1364 0780 7047     		bx	lr
 1365              	.L58:
 1366 0782 00BF     		.align	2
 1367              	.L57:
 1368 0784 00000140 		.word	1073807360
 1369 0788 00040140 		.word	1073808384
 1370              		.cfi_endproc
 1371              	.LFE126:
 1373              		.align	2
 1374              		.global	TIM_OC3Init
 1375              		.thumb
 1376              		.thumb_func
 1378              	TIM_OC3Init:
 1379              	.LFB127:
 824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified parameters
 827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1380              		.loc 1 834 0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 16
 1383              		@ frame_needed = 1, uses_anonymous_args = 0
 1384              		@ link register save eliminated.
 1385 078c 80B4     		push	{r7}
 1386              	.LCFI51:
 1387              		.cfi_def_cfa_offset 4
 1388              		.cfi_offset 7, -4
 1389 078e 85B0     		sub	sp, sp, #20
 1390              	.LCFI52:
 1391              		.cfi_def_cfa_offset 24
 1392 0790 00AF     		add	r7, sp, #0
 1393              	.LCFI53:
 1394              		.cfi_def_cfa_register 7
 1395 0792 7860     		str	r0, [r7, #4]
 1396 0794 3960     		str	r1, [r7, #0]
 835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1397              		.loc 1 835 0
 1398 0796 4FF00003 		mov	r3, #0
 1399 079a 7B81     		strh	r3, [r7, #10]	@ movhi
 1400 079c 4FF00003 		mov	r3, #0
 1401 07a0 FB81     		strh	r3, [r7, #14]	@ movhi
 1402 07a2 4FF00003 		mov	r3, #0
 1403 07a6 BB81     		strh	r3, [r7, #12]	@ movhi
 836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC2E Bit */
 844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 1404              		.loc 1 844 0
 1405 07a8 7B68     		ldr	r3, [r7, #4]
 1406 07aa 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1407 07ac 9BB2     		uxth	r3, r3
 1408 07ae 23F48073 		bic	r3, r3, #256
 1409 07b2 9AB2     		uxth	r2, r3
 1410 07b4 7B68     		ldr	r3, [r7, #4]
 1411 07b6 1A84     		strh	r2, [r3, #32]	@ movhi
 845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1412              		.loc 1 847 0
 1413 07b8 7B68     		ldr	r3, [r7, #4]
 1414 07ba 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1415 07bc FB81     		strh	r3, [r7, #14]	@ movhi
 848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1416              		.loc 1 849 0
 1417 07be 7B68     		ldr	r3, [r7, #4]
 1418 07c0 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1419 07c2 BB81     		strh	r3, [r7, #12]	@ movhi
 850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1420              		.loc 1 852 0
 1421 07c4 7B68     		ldr	r3, [r7, #4]
 1422 07c6 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1423 07c8 7B81     		strh	r3, [r7, #10]	@ movhi
 853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 1424              		.loc 1 855 0
 1425 07ca 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1426 07cc 23F07003 		bic	r3, r3, #112
 1427 07d0 7B81     		strh	r3, [r7, #10]	@ movhi
 856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 1428              		.loc 1 856 0
 1429 07d2 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1430 07d4 23F00303 		bic	r3, r3, #3
 1431 07d8 7B81     		strh	r3, [r7, #10]	@ movhi
 857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 1432              		.loc 1 858 0
 1433 07da 3B68     		ldr	r3, [r7, #0]
 1434 07dc 1A88     		ldrh	r2, [r3, #0]
 1435 07de 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1436 07e0 1343     		orrs	r3, r3, r2
 1437 07e2 7B81     		strh	r3, [r7, #10]	@ movhi
 859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 1438              		.loc 1 861 0
 1439 07e4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1440 07e6 23F40073 		bic	r3, r3, #512
 1441 07ea FB81     		strh	r3, [r7, #14]	@ movhi
 862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 1442              		.loc 1 863 0
 1443 07ec 3B68     		ldr	r3, [r7, #0]
 1444 07ee 9B89     		ldrh	r3, [r3, #12]
 1445 07f0 4FEA0323 		lsl	r3, r3, #8
 1446 07f4 9AB2     		uxth	r2, r3
 1447 07f6 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1448 07f8 1343     		orrs	r3, r3, r2
 1449 07fa FB81     		strh	r3, [r7, #14]	@ movhi
 864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 1450              		.loc 1 866 0
 1451 07fc 3B68     		ldr	r3, [r7, #0]
 1452 07fe 5B88     		ldrh	r3, [r3, #2]
 1453 0800 4FEA0323 		lsl	r3, r3, #8
 1454 0804 9AB2     		uxth	r2, r3
 1455 0806 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1456 0808 1343     		orrs	r3, r3, r2
 1457 080a FB81     		strh	r3, [r7, #14]	@ movhi
 867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1458              		.loc 1 868 0
 1459 080c 7A68     		ldr	r2, [r7, #4]
 1460 080e 244B     		ldr	r3, .L62
 1461 0810 9A42     		cmp	r2, r3
 1462 0812 03D0     		beq	.L60
 1463              		.loc 1 868 0 is_stmt 0 discriminator 1
 1464 0814 7A68     		ldr	r2, [r7, #4]
 1465 0816 234B     		ldr	r3, .L62+4
 1466 0818 9A42     		cmp	r2, r3
 1467 081a 2FD1     		bne	.L61
 1468              	.L60:
 869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N Polarity level */
 876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 1469              		.loc 1 876 0 is_stmt 1
 1470 081c FB89     		ldrh	r3, [r7, #14]	@ movhi
 1471 081e 23F40063 		bic	r3, r3, #2048
 1472 0822 FB81     		strh	r3, [r7, #14]	@ movhi
 877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Polarity */
 878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 1473              		.loc 1 878 0
 1474 0824 3B68     		ldr	r3, [r7, #0]
 1475 0826 DB89     		ldrh	r3, [r3, #14]
 1476 0828 4FEA0323 		lsl	r3, r3, #8
 1477 082c 9AB2     		uxth	r2, r3
 1478 082e FB89     		ldrh	r3, [r7, #14]	@ movhi
 1479 0830 1343     		orrs	r3, r3, r2
 1480 0832 FB81     		strh	r3, [r7, #14]	@ movhi
 879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output N State */
 880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 1481              		.loc 1 880 0
 1482 0834 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1483 0836 23F48063 		bic	r3, r3, #1024
 1484 083a FB81     		strh	r3, [r7, #14]	@ movhi
 881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N State */
 883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 1485              		.loc 1 883 0
 1486 083c 3B68     		ldr	r3, [r7, #0]
 1487 083e 9B88     		ldrh	r3, [r3, #4]
 1488 0840 4FEA0323 		lsl	r3, r3, #8
 1489 0844 9AB2     		uxth	r2, r3
 1490 0846 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1491 0848 1343     		orrs	r3, r3, r2
 1492 084a FB81     		strh	r3, [r7, #14]	@ movhi
 884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 1493              		.loc 1 885 0
 1494 084c BB89     		ldrh	r3, [r7, #12]	@ movhi
 1495 084e 23F48053 		bic	r3, r3, #4096
 1496 0852 BB81     		strh	r3, [r7, #12]	@ movhi
 886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 1497              		.loc 1 886 0
 1498 0854 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1499 0856 23F40053 		bic	r3, r3, #8192
 1500 085a BB81     		strh	r3, [r7, #12]	@ movhi
 887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 1501              		.loc 1 888 0
 1502 085c 3B68     		ldr	r3, [r7, #0]
 1503 085e 1B8A     		ldrh	r3, [r3, #16]
 1504 0860 4FEA0313 		lsl	r3, r3, #4
 1505 0864 9AB2     		uxth	r2, r3
 1506 0866 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1507 0868 1343     		orrs	r3, r3, r2
 1508 086a BB81     		strh	r3, [r7, #12]	@ movhi
 889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output N Idle state */
 890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 1509              		.loc 1 890 0
 1510 086c 3B68     		ldr	r3, [r7, #0]
 1511 086e 5B8A     		ldrh	r3, [r3, #18]
 1512 0870 4FEA0313 		lsl	r3, r3, #4
 1513 0874 9AB2     		uxth	r2, r3
 1514 0876 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1515 0878 1343     		orrs	r3, r3, r2
 1516 087a BB81     		strh	r3, [r7, #12]	@ movhi
 1517              	.L61:
 891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1518              		.loc 1 893 0
 1519 087c 7B68     		ldr	r3, [r7, #4]
 1520 087e BA89     		ldrh	r2, [r7, #12]	@ movhi
 1521 0880 9A80     		strh	r2, [r3, #4]	@ movhi
 894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
 896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1522              		.loc 1 896 0
 1523 0882 7B68     		ldr	r3, [r7, #4]
 1524 0884 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1525 0886 9A83     		strh	r2, [r3, #28]	@ movhi
 897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 1526              		.loc 1 899 0
 1527 0888 3B68     		ldr	r3, [r7, #0]
 1528 088a 9A68     		ldr	r2, [r3, #8]
 1529 088c 7B68     		ldr	r3, [r7, #4]
 1530 088e DA63     		str	r2, [r3, #60]
 900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1531              		.loc 1 902 0
 1532 0890 7B68     		ldr	r3, [r7, #4]
 1533 0892 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1534 0894 1A84     		strh	r2, [r3, #32]	@ movhi
 903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1535              		.loc 1 903 0
 1536 0896 07F11407 		add	r7, r7, #20
 1537 089a BD46     		mov	sp, r7
 1538 089c 80BC     		pop	{r7}
 1539 089e 7047     		bx	lr
 1540              	.L63:
 1541              		.align	2
 1542              	.L62:
 1543 08a0 00000140 		.word	1073807360
 1544 08a4 00040140 		.word	1073808384
 1545              		.cfi_endproc
 1546              	.LFE127:
 1548              		.align	2
 1549              		.global	TIM_OC4Init
 1550              		.thumb
 1551              		.thumb_func
 1553              	TIM_OC4Init:
 1554              	.LFB128:
 904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified parameters
 907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_OCInitStruct.
 908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
 910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
 911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1555              		.loc 1 914 0
 1556              		.cfi_startproc
 1557              		@ args = 0, pretend = 0, frame = 16
 1558              		@ frame_needed = 1, uses_anonymous_args = 0
 1559              		@ link register save eliminated.
 1560 08a8 80B4     		push	{r7}
 1561              	.LCFI54:
 1562              		.cfi_def_cfa_offset 4
 1563              		.cfi_offset 7, -4
 1564 08aa 85B0     		sub	sp, sp, #20
 1565              	.LCFI55:
 1566              		.cfi_def_cfa_offset 24
 1567 08ac 00AF     		add	r7, sp, #0
 1568              	.LCFI56:
 1569              		.cfi_def_cfa_register 7
 1570 08ae 7860     		str	r0, [r7, #4]
 1571 08b0 3960     		str	r1, [r7, #0]
 915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1572              		.loc 1 915 0
 1573 08b2 4FF00003 		mov	r3, #0
 1574 08b6 BB81     		strh	r3, [r7, #12]	@ movhi
 1575 08b8 4FF00003 		mov	r3, #0
 1576 08bc 7B81     		strh	r3, [r7, #10]	@ movhi
 1577 08be 4FF00003 		mov	r3, #0
 1578 08c2 FB81     		strh	r3, [r7, #14]	@ movhi
 916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
 917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
 918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
 924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 1579              		.loc 1 924 0
 1580 08c4 7B68     		ldr	r3, [r7, #4]
 1581 08c6 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1582 08c8 9BB2     		uxth	r3, r3
 1583 08ca 23F48053 		bic	r3, r3, #4096
 1584 08ce 9AB2     		uxth	r2, r3
 1585 08d0 7B68     		ldr	r3, [r7, #4]
 1586 08d2 1A84     		strh	r2, [r3, #32]	@ movhi
 925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
 927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 1587              		.loc 1 927 0
 1588 08d4 7B68     		ldr	r3, [r7, #4]
 1589 08d6 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1590 08d8 7B81     		strh	r3, [r7, #10]	@ movhi
 928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CR2 register value */
 929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpcr2 =  TIMx->CR2;
 1591              		.loc 1 929 0
 1592 08da 7B68     		ldr	r3, [r7, #4]
 1593 08dc 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1594 08de FB81     		strh	r3, [r7, #14]	@ movhi
 930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
 932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1595              		.loc 1 932 0
 1596 08e0 7B68     		ldr	r3, [r7, #4]
 1597 08e2 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1598 08e4 BB81     		strh	r3, [r7, #12]	@ movhi
 933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 1599              		.loc 1 935 0
 1600 08e6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1601 08e8 23F4E043 		bic	r3, r3, #28672
 1602 08ec BB81     		strh	r3, [r7, #12]	@ movhi
 936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 1603              		.loc 1 936 0
 1604 08ee BB89     		ldrh	r3, [r7, #12]	@ movhi
 1605 08f0 23F44073 		bic	r3, r3, #768
 1606 08f4 BB81     		strh	r3, [r7, #12]	@ movhi
 937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Output Compare Mode */
 939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1607              		.loc 1 939 0
 1608 08f6 3B68     		ldr	r3, [r7, #0]
 1609 08f8 1B88     		ldrh	r3, [r3, #0]
 1610 08fa 4FEA0323 		lsl	r3, r3, #8
 1611 08fe 9AB2     		uxth	r2, r3
 1612 0900 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1613 0902 1343     		orrs	r3, r3, r2
 1614 0904 BB81     		strh	r3, [r7, #12]	@ movhi
 940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the Output Polarity level */
 942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 1615              		.loc 1 942 0
 1616 0906 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1617 0908 23F40053 		bic	r3, r3, #8192
 1618 090c 7B81     		strh	r3, [r7, #10]	@ movhi
 943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output Compare Polarity */
 944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1619              		.loc 1 944 0
 1620 090e 3B68     		ldr	r3, [r7, #0]
 1621 0910 9B89     		ldrh	r3, [r3, #12]
 1622 0912 4FEA0333 		lsl	r3, r3, #12
 1623 0916 9AB2     		uxth	r2, r3
 1624 0918 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1625 091a 1343     		orrs	r3, r3, r2
 1626 091c 7B81     		strh	r3, [r7, #10]	@ movhi
 945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Output State */
 947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1627              		.loc 1 947 0
 1628 091e 3B68     		ldr	r3, [r7, #0]
 1629 0920 5B88     		ldrh	r3, [r3, #2]
 1630 0922 4FEA0333 		lsl	r3, r3, #12
 1631 0926 9AB2     		uxth	r2, r3
 1632 0928 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1633 092a 1343     		orrs	r3, r3, r2
 1634 092c 7B81     		strh	r3, [r7, #10]	@ movhi
 948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1635              		.loc 1 949 0
 1636 092e 7A68     		ldr	r2, [r7, #4]
 1637 0930 124B     		ldr	r3, .L67
 1638 0932 9A42     		cmp	r2, r3
 1639 0934 03D0     		beq	.L65
 1640              		.loc 1 949 0 is_stmt 0 discriminator 1
 1641 0936 7A68     		ldr	r2, [r7, #4]
 1642 0938 114B     		ldr	r3, .L67+4
 1643 093a 9A42     		cmp	r2, r3
 1644 093c 0BD1     		bne	.L66
 1645              	.L65:
 950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
 951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the Output Compare IDLE State */
 953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 1646              		.loc 1 953 0 is_stmt 1
 1647 093e FB89     		ldrh	r3, [r7, #14]	@ movhi
 1648 0940 23F48043 		bic	r3, r3, #16384
 1649 0944 FB81     		strh	r3, [r7, #14]	@ movhi
 954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Output Idle state */
 955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1650              		.loc 1 955 0
 1651 0946 3B68     		ldr	r3, [r7, #0]
 1652 0948 1B8A     		ldrh	r3, [r3, #16]
 1653 094a 4FEA8313 		lsl	r3, r3, #6
 1654 094e 9AB2     		uxth	r2, r3
 1655 0950 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1656 0952 1343     		orrs	r3, r3, r2
 1657 0954 FB81     		strh	r3, [r7, #14]	@ movhi
 1658              	.L66:
 956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
 957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CR2 */
 958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 = tmpcr2;
 1659              		.loc 1 958 0
 1660 0956 7B68     		ldr	r3, [r7, #4]
 1661 0958 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1662 095a 9A80     		strh	r2, [r3, #4]	@ movhi
 959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */  
 961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1663              		.loc 1 961 0
 1664 095c 7B68     		ldr	r3, [r7, #4]
 1665 095e BA89     		ldrh	r2, [r7, #12]	@ movhi
 1666 0960 9A83     		strh	r2, [r3, #28]	@ movhi
 962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
 963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare Register value */
 964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 1667              		.loc 1 964 0
 1668 0962 3B68     		ldr	r3, [r7, #0]
 1669 0964 9A68     		ldr	r2, [r3, #8]
 1670 0966 7B68     		ldr	r3, [r7, #4]
 1671 0968 1A64     		str	r2, [r3, #64]
 965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
 966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
 967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 1672              		.loc 1 967 0
 1673 096a 7B68     		ldr	r3, [r7, #4]
 1674 096c 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1675 096e 1A84     		strh	r2, [r3, #32]	@ movhi
 968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1676              		.loc 1 968 0
 1677 0970 07F11407 		add	r7, r7, #20
 1678 0974 BD46     		mov	sp, r7
 1679 0976 80BC     		pop	{r7}
 1680 0978 7047     		bx	lr
 1681              	.L68:
 1682 097a 00BF     		.align	2
 1683              	.L67:
 1684 097c 00000140 		.word	1073807360
 1685 0980 00040140 		.word	1073808384
 1686              		.cfi_endproc
 1687              	.LFE128:
 1689              		.align	2
 1690              		.global	TIM_OCStructInit
 1691              		.thumb
 1692              		.thumb_func
 1694              	TIM_OCStructInit:
 1695              	.LFB129:
 969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
 973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         be initialized.
 974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
 975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
 976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1696              		.loc 1 977 0
 1697              		.cfi_startproc
 1698              		@ args = 0, pretend = 0, frame = 8
 1699              		@ frame_needed = 1, uses_anonymous_args = 0
 1700              		@ link register save eliminated.
 1701 0984 80B4     		push	{r7}
 1702              	.LCFI57:
 1703              		.cfi_def_cfa_offset 4
 1704              		.cfi_offset 7, -4
 1705 0986 83B0     		sub	sp, sp, #12
 1706              	.LCFI58:
 1707              		.cfi_def_cfa_offset 16
 1708 0988 00AF     		add	r7, sp, #0
 1709              	.LCFI59:
 1710              		.cfi_def_cfa_register 7
 1711 098a 7860     		str	r0, [r7, #4]
 978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
 979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 1712              		.loc 1 979 0
 1713 098c 7B68     		ldr	r3, [r7, #4]
 1714 098e 4FF00002 		mov	r2, #0
 1715 0992 1A80     		strh	r2, [r3, #0]	@ movhi
 980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1716              		.loc 1 980 0
 1717 0994 7B68     		ldr	r3, [r7, #4]
 1718 0996 4FF00002 		mov	r2, #0
 1719 099a 5A80     		strh	r2, [r3, #2]	@ movhi
 981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1720              		.loc 1 981 0
 1721 099c 7B68     		ldr	r3, [r7, #4]
 1722 099e 4FF00002 		mov	r2, #0
 1723 09a2 9A80     		strh	r2, [r3, #4]	@ movhi
 982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 1724              		.loc 1 982 0
 1725 09a4 7B68     		ldr	r3, [r7, #4]
 1726 09a6 4FF00002 		mov	r2, #0
 1727 09aa 9A60     		str	r2, [r3, #8]
 983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1728              		.loc 1 983 0
 1729 09ac 7B68     		ldr	r3, [r7, #4]
 1730 09ae 4FF00002 		mov	r2, #0
 1731 09b2 9A81     		strh	r2, [r3, #12]	@ movhi
 984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1732              		.loc 1 984 0
 1733 09b4 7B68     		ldr	r3, [r7, #4]
 1734 09b6 4FF00002 		mov	r2, #0
 1735 09ba DA81     		strh	r2, [r3, #14]	@ movhi
 985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1736              		.loc 1 985 0
 1737 09bc 7B68     		ldr	r3, [r7, #4]
 1738 09be 4FF00002 		mov	r2, #0
 1739 09c2 1A82     		strh	r2, [r3, #16]	@ movhi
 986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1740              		.loc 1 986 0
 1741 09c4 7B68     		ldr	r3, [r7, #4]
 1742 09c6 4FF00002 		mov	r2, #0
 1743 09ca 5A82     		strh	r2, [r3, #18]	@ movhi
 987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1744              		.loc 1 987 0
 1745 09cc 07F10C07 		add	r7, r7, #12
 1746 09d0 BD46     		mov	sp, r7
 1747 09d2 80BC     		pop	{r7}
 1748 09d4 7047     		bx	lr
 1749              		.cfi_endproc
 1750              	.LFE129:
 1752 09d6 00BF     		.align	2
 1753              		.global	TIM_SelectOCxM
 1754              		.thumb
 1755              		.thumb_func
 1757              	TIM_SelectOCxM:
 1758              	.LFB130:
 988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
 989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
 990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
 991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   This function disables the selected channel before changing the Output
 992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         Compare Mode. If needed, user has to enable this channel using
 993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         TIM_CCxCmd() and TIM_CCxNCmd() functions.
 994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
 995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
 996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
 997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
 998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
 999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
1002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *           This parameter can be one of the following values:
1003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Timing
1004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Active
1005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_Toggle
1006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM1
1007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCMode_PWM2
1008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active
1009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive
1010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
1013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1759              		.loc 1 1013 0
 1760              		.cfi_startproc
 1761              		@ args = 0, pretend = 0, frame = 16
 1762              		@ frame_needed = 1, uses_anonymous_args = 0
 1763              		@ link register save eliminated.
 1764 09d8 80B4     		push	{r7}
 1765              	.LCFI60:
 1766              		.cfi_def_cfa_offset 4
 1767              		.cfi_offset 7, -4
 1768 09da 85B0     		sub	sp, sp, #20
 1769              	.LCFI61:
 1770              		.cfi_def_cfa_offset 24
 1771 09dc 00AF     		add	r7, sp, #0
 1772              	.LCFI62:
 1773              		.cfi_def_cfa_register 7
 1774 09de 7860     		str	r0, [r7, #4]
 1775 09e0 1346     		mov	r3, r2
 1776 09e2 0A46     		mov	r2, r1	@ movhi
 1777 09e4 7A80     		strh	r2, [r7, #2]	@ movhi
 1778 09e6 3B80     		strh	r3, [r7, #0]	@ movhi
1014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint32_t tmp = 0;
 1779              		.loc 1 1014 0
 1780 09e8 4FF00003 		mov	r3, #0
 1781 09ec FB60     		str	r3, [r7, #12]
1015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmp1 = 0;
 1782              		.loc 1 1015 0
 1783 09ee 4FF00003 		mov	r3, #0
 1784 09f2 7B81     		strh	r3, [r7, #10]	@ movhi
1016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
1021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint32_t) TIMx;
 1785              		.loc 1 1022 0
 1786 09f4 7B68     		ldr	r3, [r7, #4]
 1787 09f6 FB60     		str	r3, [r7, #12]
1023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp += CCMR_OFFSET;
 1788              		.loc 1 1023 0
 1789 09f8 FB68     		ldr	r3, [r7, #12]
 1790 09fa 03F11803 		add	r3, r3, #24
 1791 09fe FB60     		str	r3, [r7, #12]
1024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 1792              		.loc 1 1025 0
 1793 0a00 7B88     		ldrh	r3, [r7, #2]
 1794 0a02 4FF00102 		mov	r2, #1
 1795 0a06 02FA03F3 		lsl	r3, r2, r3
 1796 0a0a 7B81     		strh	r3, [r7, #10]	@ movhi
1026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
1028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 1797              		.loc 1 1028 0
 1798 0a0c 7B68     		ldr	r3, [r7, #4]
 1799 0a0e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1800 0a10 9AB2     		uxth	r2, r3
 1801 0a12 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1802 0a14 6FEA0303 		mvn	r3, r3
 1803 0a18 9BB2     		uxth	r3, r3
 1804 0a1a 1340     		ands	r3, r3, r2
 1805 0a1c 9AB2     		uxth	r2, r3
 1806 0a1e 7B68     		ldr	r3, [r7, #4]
 1807 0a20 1A84     		strh	r2, [r3, #32]	@ movhi
1029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 1808              		.loc 1 1030 0
 1809 0a22 7B88     		ldrh	r3, [r7, #2]
 1810 0a24 002B     		cmp	r3, #0
 1811 0a26 02D0     		beq	.L71
 1812              		.loc 1 1030 0 is_stmt 0 discriminator 1
 1813 0a28 7B88     		ldrh	r3, [r7, #2]
 1814 0a2a 082B     		cmp	r3, #8
 1815 0a2c 14D1     		bne	.L72
 1816              	.L71:
1031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmp += (TIM_Channel>>1);
 1817              		.loc 1 1032 0 is_stmt 1
 1818 0a2e 7B88     		ldrh	r3, [r7, #2]
 1819 0a30 4FEA5303 		lsr	r3, r3, #1
 1820 0a34 9BB2     		uxth	r3, r3
 1821 0a36 FA68     		ldr	r2, [r7, #12]
 1822 0a38 D318     		adds	r3, r2, r3
 1823 0a3a FB60     		str	r3, [r7, #12]
1033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 1824              		.loc 1 1035 0
 1825 0a3c FA68     		ldr	r2, [r7, #12]
 1826 0a3e FB68     		ldr	r3, [r7, #12]
 1827 0a40 1968     		ldr	r1, [r3, #0]
 1828 0a42 4FF68F73 		movw	r3, #65423
 1829 0a46 0B40     		ands	r3, r3, r1
 1830 0a48 1360     		str	r3, [r2, #0]
1036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
1037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 1831              		.loc 1 1038 0
 1832 0a4a FB68     		ldr	r3, [r7, #12]
 1833 0a4c FA68     		ldr	r2, [r7, #12]
 1834 0a4e 1168     		ldr	r1, [r2, #0]
 1835 0a50 3A88     		ldrh	r2, [r7, #0]
 1836 0a52 0A43     		orrs	r2, r2, r1
 1837 0a54 1A60     		str	r2, [r3, #0]
 1838 0a56 19E0     		b	.L70
 1839              	.L72:
1039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 1840              		.loc 1 1042 0
 1841 0a58 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1842 0a5a A3F10403 		sub	r3, r3, #4
 1843 0a5e 9BB2     		uxth	r3, r3
 1844 0a60 4FEA5303 		lsr	r3, r3, #1
 1845 0a64 9BB2     		uxth	r3, r3
 1846 0a66 FA68     		ldr	r2, [r7, #12]
 1847 0a68 D318     		adds	r3, r2, r3
 1848 0a6a FB60     		str	r3, [r7, #12]
1043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
1045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 1849              		.loc 1 1045 0
 1850 0a6c FA68     		ldr	r2, [r7, #12]
 1851 0a6e FB68     		ldr	r3, [r7, #12]
 1852 0a70 1968     		ldr	r1, [r3, #0]
 1853 0a72 48F6FF73 		movw	r3, #36863
 1854 0a76 0B40     		ands	r3, r3, r1
 1855 0a78 1360     		str	r3, [r2, #0]
1046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
1047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
1048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 1856              		.loc 1 1048 0
 1857 0a7a FB68     		ldr	r3, [r7, #12]
 1858 0a7c FA68     		ldr	r2, [r7, #12]
 1859 0a7e 1168     		ldr	r1, [r2, #0]
 1860 0a80 3A88     		ldrh	r2, [r7, #0]	@ movhi
 1861 0a82 4FEA0222 		lsl	r2, r2, #8
 1862 0a86 92B2     		uxth	r2, r2
 1863 0a88 0A43     		orrs	r2, r2, r1
 1864 0a8a 1A60     		str	r2, [r3, #0]
 1865              	.L70:
1049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1866              		.loc 1 1050 0
 1867 0a8c 07F11407 		add	r7, r7, #20
 1868 0a90 BD46     		mov	sp, r7
 1869 0a92 80BC     		pop	{r7}
 1870 0a94 7047     		bx	lr
 1871              		.cfi_endproc
 1872              	.LFE130:
 1874 0a96 00BF     		.align	2
 1875              		.global	TIM_SetCompare1
 1876              		.thumb
 1877              		.thumb_func
 1879              	TIM_SetCompare1:
 1880              	.LFB131:
1051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
1054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
1056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
1059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1881              		.loc 1 1059 0
 1882              		.cfi_startproc
 1883              		@ args = 0, pretend = 0, frame = 8
 1884              		@ frame_needed = 1, uses_anonymous_args = 0
 1885              		@ link register save eliminated.
 1886 0a98 80B4     		push	{r7}
 1887              	.LCFI63:
 1888              		.cfi_def_cfa_offset 4
 1889              		.cfi_offset 7, -4
 1890 0a9a 83B0     		sub	sp, sp, #12
 1891              	.LCFI64:
 1892              		.cfi_def_cfa_offset 16
 1893 0a9c 00AF     		add	r7, sp, #0
 1894              	.LCFI65:
 1895              		.cfi_def_cfa_register 7
 1896 0a9e 7860     		str	r0, [r7, #4]
 1897 0aa0 3960     		str	r1, [r7, #0]
1060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare1 Register value */
1064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR1 = Compare1;
 1898              		.loc 1 1064 0
 1899 0aa2 7B68     		ldr	r3, [r7, #4]
 1900 0aa4 3A68     		ldr	r2, [r7, #0]
 1901 0aa6 5A63     		str	r2, [r3, #52]
1065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1902              		.loc 1 1065 0
 1903 0aa8 07F10C07 		add	r7, r7, #12
 1904 0aac BD46     		mov	sp, r7
 1905 0aae 80BC     		pop	{r7}
 1906 0ab0 7047     		bx	lr
 1907              		.cfi_endproc
 1908              	.LFE131:
 1910 0ab2 00BF     		.align	2
 1911              		.global	TIM_SetCompare2
 1912              		.thumb
 1913              		.thumb_func
 1915              	TIM_SetCompare2:
 1916              	.LFB132:
1066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
1069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
1072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
1075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1917              		.loc 1 1075 0
 1918              		.cfi_startproc
 1919              		@ args = 0, pretend = 0, frame = 8
 1920              		@ frame_needed = 1, uses_anonymous_args = 0
 1921              		@ link register save eliminated.
 1922 0ab4 80B4     		push	{r7}
 1923              	.LCFI66:
 1924              		.cfi_def_cfa_offset 4
 1925              		.cfi_offset 7, -4
 1926 0ab6 83B0     		sub	sp, sp, #12
 1927              	.LCFI67:
 1928              		.cfi_def_cfa_offset 16
 1929 0ab8 00AF     		add	r7, sp, #0
 1930              	.LCFI68:
 1931              		.cfi_def_cfa_register 7
 1932 0aba 7860     		str	r0, [r7, #4]
 1933 0abc 3960     		str	r1, [r7, #0]
1076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare2 Register value */
1080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR2 = Compare2;
 1934              		.loc 1 1080 0
 1935 0abe 7B68     		ldr	r3, [r7, #4]
 1936 0ac0 3A68     		ldr	r2, [r7, #0]
 1937 0ac2 9A63     		str	r2, [r3, #56]
1081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1938              		.loc 1 1081 0
 1939 0ac4 07F10C07 		add	r7, r7, #12
 1940 0ac8 BD46     		mov	sp, r7
 1941 0aca 80BC     		pop	{r7}
 1942 0acc 7047     		bx	lr
 1943              		.cfi_endproc
 1944              	.LFE132:
 1946 0ace 00BF     		.align	2
 1947              		.global	TIM_SetCompare3
 1948              		.thumb
 1949              		.thumb_func
 1951              	TIM_SetCompare3:
 1952              	.LFB133:
1082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
1085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
1087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
1090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1953              		.loc 1 1090 0
 1954              		.cfi_startproc
 1955              		@ args = 0, pretend = 0, frame = 8
 1956              		@ frame_needed = 1, uses_anonymous_args = 0
 1957              		@ link register save eliminated.
 1958 0ad0 80B4     		push	{r7}
 1959              	.LCFI69:
 1960              		.cfi_def_cfa_offset 4
 1961              		.cfi_offset 7, -4
 1962 0ad2 83B0     		sub	sp, sp, #12
 1963              	.LCFI70:
 1964              		.cfi_def_cfa_offset 16
 1965 0ad4 00AF     		add	r7, sp, #0
 1966              	.LCFI71:
 1967              		.cfi_def_cfa_register 7
 1968 0ad6 7860     		str	r0, [r7, #4]
 1969 0ad8 3960     		str	r1, [r7, #0]
1091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare3 Register value */
1095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR3 = Compare3;
 1970              		.loc 1 1095 0
 1971 0ada 7B68     		ldr	r3, [r7, #4]
 1972 0adc 3A68     		ldr	r2, [r7, #0]
 1973 0ade DA63     		str	r2, [r3, #60]
1096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 1974              		.loc 1 1096 0
 1975 0ae0 07F10C07 		add	r7, r7, #12
 1976 0ae4 BD46     		mov	sp, r7
 1977 0ae6 80BC     		pop	{r7}
 1978 0ae8 7047     		bx	lr
 1979              		.cfi_endproc
 1980              	.LFE133:
 1982 0aea 00BF     		.align	2
 1983              		.global	TIM_SetCompare4
 1984              		.thumb
 1985              		.thumb_func
 1987              	TIM_SetCompare4:
 1988              	.LFB134:
1097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
1100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
1102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
1105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 1989              		.loc 1 1105 0
 1990              		.cfi_startproc
 1991              		@ args = 0, pretend = 0, frame = 8
 1992              		@ frame_needed = 1, uses_anonymous_args = 0
 1993              		@ link register save eliminated.
 1994 0aec 80B4     		push	{r7}
 1995              	.LCFI72:
 1996              		.cfi_def_cfa_offset 4
 1997              		.cfi_offset 7, -4
 1998 0aee 83B0     		sub	sp, sp, #12
 1999              	.LCFI73:
 2000              		.cfi_def_cfa_offset 16
 2001 0af0 00AF     		add	r7, sp, #0
 2002              	.LCFI74:
 2003              		.cfi_def_cfa_register 7
 2004 0af2 7860     		str	r0, [r7, #4]
 2005 0af4 3960     		str	r1, [r7, #0]
1106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Capture Compare4 Register value */
1110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCR4 = Compare4;
 2006              		.loc 1 1110 0
 2007 0af6 7B68     		ldr	r3, [r7, #4]
 2008 0af8 3A68     		ldr	r2, [r7, #0]
 2009 0afa 1A64     		str	r2, [r3, #64]
1111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2010              		.loc 1 1111 0
 2011 0afc 07F10C07 		add	r7, r7, #12
 2012 0b00 BD46     		mov	sp, r7
 2013 0b02 80BC     		pop	{r7}
 2014 0b04 7047     		bx	lr
 2015              		.cfi_endproc
 2016              	.LFE134:
 2018 0b06 00BF     		.align	2
 2019              		.global	TIM_ForcedOC1Config
 2020              		.thumb
 2021              		.thumb_func
 2023              	TIM_ForcedOC1Config:
 2024              	.LFB135:
1112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
1119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2025              		.loc 1 1123 0
 2026              		.cfi_startproc
 2027              		@ args = 0, pretend = 0, frame = 16
 2028              		@ frame_needed = 1, uses_anonymous_args = 0
 2029              		@ link register save eliminated.
 2030 0b08 80B4     		push	{r7}
 2031              	.LCFI75:
 2032              		.cfi_def_cfa_offset 4
 2033              		.cfi_offset 7, -4
 2034 0b0a 85B0     		sub	sp, sp, #20
 2035              	.LCFI76:
 2036              		.cfi_def_cfa_offset 24
 2037 0b0c 00AF     		add	r7, sp, #0
 2038              	.LCFI77:
 2039              		.cfi_def_cfa_register 7
 2040 0b0e 7860     		str	r0, [r7, #4]
 2041 0b10 0B46     		mov	r3, r1
 2042 0b12 7B80     		strh	r3, [r7, #2]	@ movhi
1124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2043              		.loc 1 1124 0
 2044 0b14 4FF00003 		mov	r3, #0
 2045 0b18 FB81     		strh	r3, [r7, #14]	@ movhi
1125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2046              		.loc 1 1129 0
 2047 0b1a 7B68     		ldr	r3, [r7, #4]
 2048 0b1c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2049 0b1e FB81     		strh	r3, [r7, #14]	@ movhi
1130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 2050              		.loc 1 1132 0
 2051 0b20 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2052 0b22 23F07003 		bic	r3, r3, #112
 2053 0b26 FB81     		strh	r3, [r7, #14]	@ movhi
1133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 2054              		.loc 1 1135 0
 2055 0b28 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2056 0b2a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2057 0b2c 1343     		orrs	r3, r3, r2
 2058 0b2e FB81     		strh	r3, [r7, #14]	@ movhi
1136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2059              		.loc 1 1138 0
 2060 0b30 7B68     		ldr	r3, [r7, #4]
 2061 0b32 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2062 0b34 1A83     		strh	r2, [r3, #24]	@ movhi
1139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2063              		.loc 1 1139 0
 2064 0b36 07F11407 		add	r7, r7, #20
 2065 0b3a BD46     		mov	sp, r7
 2066 0b3c 80BC     		pop	{r7}
 2067 0b3e 7047     		bx	lr
 2068              		.cfi_endproc
 2069              	.LFE135:
 2071              		.align	2
 2072              		.global	TIM_ForcedOC2Config
 2073              		.thumb
 2074              		.thumb_func
 2076              	TIM_ForcedOC2Config:
 2077              	.LFB136:
1140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
1148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2078              		.loc 1 1152 0
 2079              		.cfi_startproc
 2080              		@ args = 0, pretend = 0, frame = 16
 2081              		@ frame_needed = 1, uses_anonymous_args = 0
 2082              		@ link register save eliminated.
 2083 0b40 80B4     		push	{r7}
 2084              	.LCFI78:
 2085              		.cfi_def_cfa_offset 4
 2086              		.cfi_offset 7, -4
 2087 0b42 85B0     		sub	sp, sp, #20
 2088              	.LCFI79:
 2089              		.cfi_def_cfa_offset 24
 2090 0b44 00AF     		add	r7, sp, #0
 2091              	.LCFI80:
 2092              		.cfi_def_cfa_register 7
 2093 0b46 7860     		str	r0, [r7, #4]
 2094 0b48 0B46     		mov	r3, r1
 2095 0b4a 7B80     		strh	r3, [r7, #2]	@ movhi
1153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2096              		.loc 1 1153 0
 2097 0b4c 4FF00003 		mov	r3, #0
 2098 0b50 FB81     		strh	r3, [r7, #14]	@ movhi
1154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2099              		.loc 1 1158 0
 2100 0b52 7B68     		ldr	r3, [r7, #4]
 2101 0b54 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2102 0b56 FB81     		strh	r3, [r7, #14]	@ movhi
1159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 2103              		.loc 1 1161 0
 2104 0b58 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2105 0b5a 23F4E043 		bic	r3, r3, #28672
 2106 0b5e FB81     		strh	r3, [r7, #14]	@ movhi
1162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2107              		.loc 1 1164 0
 2108 0b60 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2109 0b62 4FEA0323 		lsl	r3, r3, #8
 2110 0b66 9AB2     		uxth	r2, r3
 2111 0b68 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2112 0b6a 1343     		orrs	r3, r3, r2
 2113 0b6c FB81     		strh	r3, [r7, #14]	@ movhi
1165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2114              		.loc 1 1167 0
 2115 0b6e 7B68     		ldr	r3, [r7, #4]
 2116 0b70 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2117 0b72 1A83     		strh	r2, [r3, #24]	@ movhi
1168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2118              		.loc 1 1168 0
 2119 0b74 07F11407 		add	r7, r7, #20
 2120 0b78 BD46     		mov	sp, r7
 2121 0b7a 80BC     		pop	{r7}
 2122 0b7c 7047     		bx	lr
 2123              		.cfi_endproc
 2124              	.LFE136:
 2126 0b7e 00BF     		.align	2
 2127              		.global	TIM_ForcedOC3Config
 2128              		.thumb
 2129              		.thumb_func
 2131              	TIM_ForcedOC3Config:
 2132              	.LFB137:
1169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
1176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2133              		.loc 1 1180 0
 2134              		.cfi_startproc
 2135              		@ args = 0, pretend = 0, frame = 16
 2136              		@ frame_needed = 1, uses_anonymous_args = 0
 2137              		@ link register save eliminated.
 2138 0b80 80B4     		push	{r7}
 2139              	.LCFI81:
 2140              		.cfi_def_cfa_offset 4
 2141              		.cfi_offset 7, -4
 2142 0b82 85B0     		sub	sp, sp, #20
 2143              	.LCFI82:
 2144              		.cfi_def_cfa_offset 24
 2145 0b84 00AF     		add	r7, sp, #0
 2146              	.LCFI83:
 2147              		.cfi_def_cfa_register 7
 2148 0b86 7860     		str	r0, [r7, #4]
 2149 0b88 0B46     		mov	r3, r1
 2150 0b8a 7B80     		strh	r3, [r7, #2]	@ movhi
1181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2151              		.loc 1 1181 0
 2152 0b8c 4FF00003 		mov	r3, #0
 2153 0b90 FB81     		strh	r3, [r7, #14]	@ movhi
1182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2154              		.loc 1 1187 0
 2155 0b92 7B68     		ldr	r3, [r7, #4]
 2156 0b94 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2157 0b96 FB81     		strh	r3, [r7, #14]	@ movhi
1188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1M Bits */
1190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 2158              		.loc 1 1190 0
 2159 0b98 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2160 0b9a 23F07003 		bic	r3, r3, #112
 2161 0b9e FB81     		strh	r3, [r7, #14]	@ movhi
1191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 2162              		.loc 1 1193 0
 2163 0ba0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2164 0ba2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2165 0ba4 1343     		orrs	r3, r3, r2
 2166 0ba6 FB81     		strh	r3, [r7, #14]	@ movhi
1194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2167              		.loc 1 1196 0
 2168 0ba8 7B68     		ldr	r3, [r7, #4]
 2169 0baa FA89     		ldrh	r2, [r7, #14]	@ movhi
 2170 0bac 9A83     		strh	r2, [r3, #28]	@ movhi
1197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2171              		.loc 1 1197 0
 2172 0bae 07F11407 		add	r7, r7, #20
 2173 0bb2 BD46     		mov	sp, r7
 2174 0bb4 80BC     		pop	{r7}
 2175 0bb6 7047     		bx	lr
 2176              		.cfi_endproc
 2177              	.LFE137:
 2179              		.align	2
 2180              		.global	TIM_ForcedOC4Config
 2181              		.thumb
 2182              		.thumb_func
 2184              	TIM_ForcedOC4Config:
 2185              	.LFB138:
1198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
1205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2186              		.loc 1 1209 0
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 16
 2189              		@ frame_needed = 1, uses_anonymous_args = 0
 2190              		@ link register save eliminated.
 2191 0bb8 80B4     		push	{r7}
 2192              	.LCFI84:
 2193              		.cfi_def_cfa_offset 4
 2194              		.cfi_offset 7, -4
 2195 0bba 85B0     		sub	sp, sp, #20
 2196              	.LCFI85:
 2197              		.cfi_def_cfa_offset 24
 2198 0bbc 00AF     		add	r7, sp, #0
 2199              	.LCFI86:
 2200              		.cfi_def_cfa_register 7
 2201 0bbe 7860     		str	r0, [r7, #4]
 2202 0bc0 0B46     		mov	r3, r1
 2203 0bc2 7B80     		strh	r3, [r7, #2]	@ movhi
1210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2204              		.loc 1 1210 0
 2205 0bc4 4FF00003 		mov	r3, #0
 2206 0bc8 FB81     		strh	r3, [r7, #14]	@ movhi
1211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2207              		.loc 1 1215 0
 2208 0bca 7B68     		ldr	r3, [r7, #4]
 2209 0bcc 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2210 0bce FB81     		strh	r3, [r7, #14]	@ movhi
1216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2M Bits */
1218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 2211              		.loc 1 1218 0
 2212 0bd0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2213 0bd2 23F4E043 		bic	r3, r3, #28672
 2214 0bd6 FB81     		strh	r3, [r7, #14]	@ movhi
1219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure The Forced output Mode */
1221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2215              		.loc 1 1221 0
 2216 0bd8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2217 0bda 4FEA0323 		lsl	r3, r3, #8
 2218 0bde 9AB2     		uxth	r2, r3
 2219 0be0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2220 0be2 1343     		orrs	r3, r3, r2
 2221 0be4 FB81     		strh	r3, [r7, #14]	@ movhi
1222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2222              		.loc 1 1224 0
 2223 0be6 7B68     		ldr	r3, [r7, #4]
 2224 0be8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2225 0bea 9A83     		strh	r2, [r3, #28]	@ movhi
1225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2226              		.loc 1 1225 0
 2227 0bec 07F11407 		add	r7, r7, #20
 2228 0bf0 BD46     		mov	sp, r7
 2229 0bf2 80BC     		pop	{r7}
 2230 0bf4 7047     		bx	lr
 2231              		.cfi_endproc
 2232              	.LFE138:
 2234 0bf6 00BF     		.align	2
 2235              		.global	TIM_OC1PreloadConfig
 2236              		.thumb
 2237              		.thumb_func
 2239              	TIM_OC1PreloadConfig:
 2240              	.LFB139:
1226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2241              		.loc 1 1237 0
 2242              		.cfi_startproc
 2243              		@ args = 0, pretend = 0, frame = 16
 2244              		@ frame_needed = 1, uses_anonymous_args = 0
 2245              		@ link register save eliminated.
 2246 0bf8 80B4     		push	{r7}
 2247              	.LCFI87:
 2248              		.cfi_def_cfa_offset 4
 2249              		.cfi_offset 7, -4
 2250 0bfa 85B0     		sub	sp, sp, #20
 2251              	.LCFI88:
 2252              		.cfi_def_cfa_offset 24
 2253 0bfc 00AF     		add	r7, sp, #0
 2254              	.LCFI89:
 2255              		.cfi_def_cfa_register 7
 2256 0bfe 7860     		str	r0, [r7, #4]
 2257 0c00 0B46     		mov	r3, r1
 2258 0c02 7B80     		strh	r3, [r7, #2]	@ movhi
1238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2259              		.loc 1 1238 0
 2260 0c04 4FF00003 		mov	r3, #0
 2261 0c08 FB81     		strh	r3, [r7, #14]	@ movhi
1239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2262              		.loc 1 1244 0
 2263 0c0a 7B68     		ldr	r3, [r7, #4]
 2264 0c0c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2265 0c0e FB81     		strh	r3, [r7, #14]	@ movhi
1245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1PE Bit */
1247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 2266              		.loc 1 1247 0
 2267 0c10 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2268 0c12 23F00803 		bic	r3, r3, #8
 2269 0c16 FB81     		strh	r3, [r7, #14]	@ movhi
1248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 2270              		.loc 1 1250 0
 2271 0c18 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2272 0c1a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2273 0c1c 1343     		orrs	r3, r3, r2
 2274 0c1e FB81     		strh	r3, [r7, #14]	@ movhi
1251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2275              		.loc 1 1253 0
 2276 0c20 7B68     		ldr	r3, [r7, #4]
 2277 0c22 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2278 0c24 1A83     		strh	r2, [r3, #24]	@ movhi
1254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2279              		.loc 1 1254 0
 2280 0c26 07F11407 		add	r7, r7, #20
 2281 0c2a BD46     		mov	sp, r7
 2282 0c2c 80BC     		pop	{r7}
 2283 0c2e 7047     		bx	lr
 2284              		.cfi_endproc
 2285              	.LFE139:
 2287              		.align	2
 2288              		.global	TIM_OC2PreloadConfig
 2289              		.thumb
 2290              		.thumb_func
 2292              	TIM_OC2PreloadConfig:
 2293              	.LFB140:
1255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2294              		.loc 1 1267 0
 2295              		.cfi_startproc
 2296              		@ args = 0, pretend = 0, frame = 16
 2297              		@ frame_needed = 1, uses_anonymous_args = 0
 2298              		@ link register save eliminated.
 2299 0c30 80B4     		push	{r7}
 2300              	.LCFI90:
 2301              		.cfi_def_cfa_offset 4
 2302              		.cfi_offset 7, -4
 2303 0c32 85B0     		sub	sp, sp, #20
 2304              	.LCFI91:
 2305              		.cfi_def_cfa_offset 24
 2306 0c34 00AF     		add	r7, sp, #0
 2307              	.LCFI92:
 2308              		.cfi_def_cfa_register 7
 2309 0c36 7860     		str	r0, [r7, #4]
 2310 0c38 0B46     		mov	r3, r1
 2311 0c3a 7B80     		strh	r3, [r7, #2]	@ movhi
1268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2312              		.loc 1 1268 0
 2313 0c3c 4FF00003 		mov	r3, #0
 2314 0c40 FB81     		strh	r3, [r7, #14]	@ movhi
1269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2315              		.loc 1 1274 0
 2316 0c42 7B68     		ldr	r3, [r7, #4]
 2317 0c44 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2318 0c46 FB81     		strh	r3, [r7, #14]	@ movhi
1275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2PE Bit */
1277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 2319              		.loc 1 1277 0
 2320 0c48 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2321 0c4a 23F40063 		bic	r3, r3, #2048
 2322 0c4e FB81     		strh	r3, [r7, #14]	@ movhi
1278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 2323              		.loc 1 1280 0
 2324 0c50 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2325 0c52 4FEA0323 		lsl	r3, r3, #8
 2326 0c56 9AB2     		uxth	r2, r3
 2327 0c58 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2328 0c5a 1343     		orrs	r3, r3, r2
 2329 0c5c FB81     		strh	r3, [r7, #14]	@ movhi
1281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2330              		.loc 1 1283 0
 2331 0c5e 7B68     		ldr	r3, [r7, #4]
 2332 0c60 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2333 0c62 1A83     		strh	r2, [r3, #24]	@ movhi
1284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2334              		.loc 1 1284 0
 2335 0c64 07F11407 		add	r7, r7, #20
 2336 0c68 BD46     		mov	sp, r7
 2337 0c6a 80BC     		pop	{r7}
 2338 0c6c 7047     		bx	lr
 2339              		.cfi_endproc
 2340              	.LFE140:
 2342 0c6e 00BF     		.align	2
 2343              		.global	TIM_OC3PreloadConfig
 2344              		.thumb
 2345              		.thumb_func
 2347              	TIM_OC3PreloadConfig:
 2348              	.LFB141:
1285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2349              		.loc 1 1296 0
 2350              		.cfi_startproc
 2351              		@ args = 0, pretend = 0, frame = 16
 2352              		@ frame_needed = 1, uses_anonymous_args = 0
 2353              		@ link register save eliminated.
 2354 0c70 80B4     		push	{r7}
 2355              	.LCFI93:
 2356              		.cfi_def_cfa_offset 4
 2357              		.cfi_offset 7, -4
 2358 0c72 85B0     		sub	sp, sp, #20
 2359              	.LCFI94:
 2360              		.cfi_def_cfa_offset 24
 2361 0c74 00AF     		add	r7, sp, #0
 2362              	.LCFI95:
 2363              		.cfi_def_cfa_register 7
 2364 0c76 7860     		str	r0, [r7, #4]
 2365 0c78 0B46     		mov	r3, r1
 2366 0c7a 7B80     		strh	r3, [r7, #2]	@ movhi
1297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2367              		.loc 1 1297 0
 2368 0c7c 4FF00003 		mov	r3, #0
 2369 0c80 FB81     		strh	r3, [r7, #14]	@ movhi
1298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2370              		.loc 1 1303 0
 2371 0c82 7B68     		ldr	r3, [r7, #4]
 2372 0c84 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2373 0c86 FB81     		strh	r3, [r7, #14]	@ movhi
1304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC3PE Bit */
1306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 2374              		.loc 1 1306 0
 2375 0c88 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2376 0c8a 23F00803 		bic	r3, r3, #8
 2377 0c8e FB81     		strh	r3, [r7, #14]	@ movhi
1307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 2378              		.loc 1 1309 0
 2379 0c90 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2380 0c92 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2381 0c94 1343     		orrs	r3, r3, r2
 2382 0c96 FB81     		strh	r3, [r7, #14]	@ movhi
1310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2383              		.loc 1 1312 0
 2384 0c98 7B68     		ldr	r3, [r7, #4]
 2385 0c9a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2386 0c9c 9A83     		strh	r2, [r3, #28]	@ movhi
1313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2387              		.loc 1 1313 0
 2388 0c9e 07F11407 		add	r7, r7, #20
 2389 0ca2 BD46     		mov	sp, r7
 2390 0ca4 80BC     		pop	{r7}
 2391 0ca6 7047     		bx	lr
 2392              		.cfi_endproc
 2393              	.LFE141:
 2395              		.align	2
 2396              		.global	TIM_OC4PreloadConfig
 2397              		.thumb
 2398              		.thumb_func
 2400              	TIM_OC4PreloadConfig:
 2401              	.LFB142:
1314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Enable
1321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPreload_Disable
1322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2402              		.loc 1 1325 0
 2403              		.cfi_startproc
 2404              		@ args = 0, pretend = 0, frame = 16
 2405              		@ frame_needed = 1, uses_anonymous_args = 0
 2406              		@ link register save eliminated.
 2407 0ca8 80B4     		push	{r7}
 2408              	.LCFI96:
 2409              		.cfi_def_cfa_offset 4
 2410              		.cfi_offset 7, -4
 2411 0caa 85B0     		sub	sp, sp, #20
 2412              	.LCFI97:
 2413              		.cfi_def_cfa_offset 24
 2414 0cac 00AF     		add	r7, sp, #0
 2415              	.LCFI98:
 2416              		.cfi_def_cfa_register 7
 2417 0cae 7860     		str	r0, [r7, #4]
 2418 0cb0 0B46     		mov	r3, r1
 2419 0cb2 7B80     		strh	r3, [r7, #2]	@ movhi
1326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2420              		.loc 1 1326 0
 2421 0cb4 4FF00003 		mov	r3, #0
 2422 0cb8 FB81     		strh	r3, [r7, #14]	@ movhi
1327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2423              		.loc 1 1332 0
 2424 0cba 7B68     		ldr	r3, [r7, #4]
 2425 0cbc 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2426 0cbe FB81     		strh	r3, [r7, #14]	@ movhi
1333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC4PE Bit */
1335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 2427              		.loc 1 1335 0
 2428 0cc0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2429 0cc2 23F40063 		bic	r3, r3, #2048
 2430 0cc6 FB81     		strh	r3, [r7, #14]	@ movhi
1336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 2431              		.loc 1 1338 0
 2432 0cc8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2433 0cca 4FEA0323 		lsl	r3, r3, #8
 2434 0cce 9AB2     		uxth	r2, r3
 2435 0cd0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2436 0cd2 1343     		orrs	r3, r3, r2
 2437 0cd4 FB81     		strh	r3, [r7, #14]	@ movhi
1339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2438              		.loc 1 1341 0
 2439 0cd6 7B68     		ldr	r3, [r7, #4]
 2440 0cd8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2441 0cda 9A83     		strh	r2, [r3, #28]	@ movhi
1342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2442              		.loc 1 1342 0
 2443 0cdc 07F11407 		add	r7, r7, #20
 2444 0ce0 BD46     		mov	sp, r7
 2445 0ce2 80BC     		pop	{r7}
 2446 0ce4 7047     		bx	lr
 2447              		.cfi_endproc
 2448              	.LFE142:
 2450 0ce6 00BF     		.align	2
 2451              		.global	TIM_OC1FastConfig
 2452              		.thumb
 2453              		.thumb_func
 2455              	TIM_OC1FastConfig:
 2456              	.LFB143:
1343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2457              		.loc 1 1354 0
 2458              		.cfi_startproc
 2459              		@ args = 0, pretend = 0, frame = 16
 2460              		@ frame_needed = 1, uses_anonymous_args = 0
 2461              		@ link register save eliminated.
 2462 0ce8 80B4     		push	{r7}
 2463              	.LCFI99:
 2464              		.cfi_def_cfa_offset 4
 2465              		.cfi_offset 7, -4
 2466 0cea 85B0     		sub	sp, sp, #20
 2467              	.LCFI100:
 2468              		.cfi_def_cfa_offset 24
 2469 0cec 00AF     		add	r7, sp, #0
 2470              	.LCFI101:
 2471              		.cfi_def_cfa_register 7
 2472 0cee 7860     		str	r0, [r7, #4]
 2473 0cf0 0B46     		mov	r3, r1
 2474 0cf2 7B80     		strh	r3, [r7, #2]	@ movhi
1355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2475              		.loc 1 1355 0
 2476 0cf4 4FF00003 		mov	r3, #0
 2477 0cf8 FB81     		strh	r3, [r7, #14]	@ movhi
1356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2478              		.loc 1 1362 0
 2479 0cfa 7B68     		ldr	r3, [r7, #4]
 2480 0cfc 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2481 0cfe FB81     		strh	r3, [r7, #14]	@ movhi
1363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1FE Bit */
1365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 2482              		.loc 1 1365 0
 2483 0d00 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2484 0d02 23F00403 		bic	r3, r3, #4
 2485 0d06 FB81     		strh	r3, [r7, #14]	@ movhi
1366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCFast;
 2486              		.loc 1 1368 0
 2487 0d08 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2488 0d0a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2489 0d0c 1343     		orrs	r3, r3, r2
 2490 0d0e FB81     		strh	r3, [r7, #14]	@ movhi
1369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2491              		.loc 1 1371 0
 2492 0d10 7B68     		ldr	r3, [r7, #4]
 2493 0d12 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2494 0d14 1A83     		strh	r2, [r3, #24]	@ movhi
1372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2495              		.loc 1 1372 0
 2496 0d16 07F11407 		add	r7, r7, #20
 2497 0d1a BD46     		mov	sp, r7
 2498 0d1c 80BC     		pop	{r7}
 2499 0d1e 7047     		bx	lr
 2500              		.cfi_endproc
 2501              	.LFE143:
 2503              		.align	2
 2504              		.global	TIM_OC2FastConfig
 2505              		.thumb
 2506              		.thumb_func
 2508              	TIM_OC2FastConfig:
 2509              	.LFB144:
1373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2510              		.loc 1 1385 0
 2511              		.cfi_startproc
 2512              		@ args = 0, pretend = 0, frame = 16
 2513              		@ frame_needed = 1, uses_anonymous_args = 0
 2514              		@ link register save eliminated.
 2515 0d20 80B4     		push	{r7}
 2516              	.LCFI102:
 2517              		.cfi_def_cfa_offset 4
 2518              		.cfi_offset 7, -4
 2519 0d22 85B0     		sub	sp, sp, #20
 2520              	.LCFI103:
 2521              		.cfi_def_cfa_offset 24
 2522 0d24 00AF     		add	r7, sp, #0
 2523              	.LCFI104:
 2524              		.cfi_def_cfa_register 7
 2525 0d26 7860     		str	r0, [r7, #4]
 2526 0d28 0B46     		mov	r3, r1
 2527 0d2a 7B80     		strh	r3, [r7, #2]	@ movhi
1386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2528              		.loc 1 1386 0
 2529 0d2c 4FF00003 		mov	r3, #0
 2530 0d30 FB81     		strh	r3, [r7, #14]	@ movhi
1387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
1393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2531              		.loc 1 1393 0
 2532 0d32 7B68     		ldr	r3, [r7, #4]
 2533 0d34 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2534 0d36 FB81     		strh	r3, [r7, #14]	@ movhi
1394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2FE Bit */
1396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 2535              		.loc 1 1396 0
 2536 0d38 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2537 0d3a 23F48063 		bic	r3, r3, #1024
 2538 0d3e FB81     		strh	r3, [r7, #14]	@ movhi
1397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 2539              		.loc 1 1399 0
 2540 0d40 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2541 0d42 4FEA0323 		lsl	r3, r3, #8
 2542 0d46 9AB2     		uxth	r2, r3
 2543 0d48 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2544 0d4a 1343     		orrs	r3, r3, r2
 2545 0d4c FB81     		strh	r3, [r7, #14]	@ movhi
1400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
1402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2546              		.loc 1 1402 0
 2547 0d4e 7B68     		ldr	r3, [r7, #4]
 2548 0d50 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2549 0d52 1A83     		strh	r2, [r3, #24]	@ movhi
1403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2550              		.loc 1 1403 0
 2551 0d54 07F11407 		add	r7, r7, #20
 2552 0d58 BD46     		mov	sp, r7
 2553 0d5a 80BC     		pop	{r7}
 2554 0d5c 7047     		bx	lr
 2555              		.cfi_endproc
 2556              	.LFE144:
 2558 0d5e 00BF     		.align	2
 2559              		.global	TIM_OC3FastConfig
 2560              		.thumb
 2561              		.thumb_func
 2563              	TIM_OC3FastConfig:
 2564              	.LFB145:
1404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2565              		.loc 1 1415 0
 2566              		.cfi_startproc
 2567              		@ args = 0, pretend = 0, frame = 16
 2568              		@ frame_needed = 1, uses_anonymous_args = 0
 2569              		@ link register save eliminated.
 2570 0d60 80B4     		push	{r7}
 2571              	.LCFI105:
 2572              		.cfi_def_cfa_offset 4
 2573              		.cfi_offset 7, -4
 2574 0d62 85B0     		sub	sp, sp, #20
 2575              	.LCFI106:
 2576              		.cfi_def_cfa_offset 24
 2577 0d64 00AF     		add	r7, sp, #0
 2578              	.LCFI107:
 2579              		.cfi_def_cfa_register 7
 2580 0d66 7860     		str	r0, [r7, #4]
 2581 0d68 0B46     		mov	r3, r1
 2582 0d6a 7B80     		strh	r3, [r7, #2]	@ movhi
1416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2583              		.loc 1 1416 0
 2584 0d6c 4FF00003 		mov	r3, #0
 2585 0d70 FB81     		strh	r3, [r7, #14]	@ movhi
1417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
1418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2586              		.loc 1 1423 0
 2587 0d72 7B68     		ldr	r3, [r7, #4]
 2588 0d74 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2589 0d76 FB81     		strh	r3, [r7, #14]	@ movhi
1424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC3FE Bit */
1426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 2590              		.loc 1 1426 0
 2591 0d78 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2592 0d7a 23F00403 		bic	r3, r3, #4
 2593 0d7e FB81     		strh	r3, [r7, #14]	@ movhi
1427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCFast;
 2594              		.loc 1 1429 0
 2595 0d80 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2596 0d82 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2597 0d84 1343     		orrs	r3, r3, r2
 2598 0d86 FB81     		strh	r3, [r7, #14]	@ movhi
1430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2599              		.loc 1 1432 0
 2600 0d88 7B68     		ldr	r3, [r7, #4]
 2601 0d8a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2602 0d8c 9A83     		strh	r2, [r3, #28]	@ movhi
1433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2603              		.loc 1 1433 0
 2604 0d8e 07F11407 		add	r7, r7, #20
 2605 0d92 BD46     		mov	sp, r7
 2606 0d94 80BC     		pop	{r7}
 2607 0d96 7047     		bx	lr
 2608              		.cfi_endproc
 2609              	.LFE145:
 2611              		.align	2
 2612              		.global	TIM_OC4FastConfig
 2613              		.thumb
 2614              		.thumb_func
 2616              	TIM_OC4FastConfig:
 2617              	.LFB146:
1434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Enable: TIM output compare fast enable
1441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCFast_Disable: TIM output compare fast disable
1442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2618              		.loc 1 1445 0
 2619              		.cfi_startproc
 2620              		@ args = 0, pretend = 0, frame = 16
 2621              		@ frame_needed = 1, uses_anonymous_args = 0
 2622              		@ link register save eliminated.
 2623 0d98 80B4     		push	{r7}
 2624              	.LCFI108:
 2625              		.cfi_def_cfa_offset 4
 2626              		.cfi_offset 7, -4
 2627 0d9a 85B0     		sub	sp, sp, #20
 2628              	.LCFI109:
 2629              		.cfi_def_cfa_offset 24
 2630 0d9c 00AF     		add	r7, sp, #0
 2631              	.LCFI110:
 2632              		.cfi_def_cfa_register 7
 2633 0d9e 7860     		str	r0, [r7, #4]
 2634 0da0 0B46     		mov	r3, r1
 2635 0da2 7B80     		strh	r3, [r7, #2]	@ movhi
1446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2636              		.loc 1 1446 0
 2637 0da4 4FF00003 		mov	r3, #0
 2638 0da8 FB81     		strh	r3, [r7, #14]	@ movhi
1447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR2 register value */
1453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2639              		.loc 1 1453 0
 2640 0daa 7B68     		ldr	r3, [r7, #4]
 2641 0dac 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2642 0dae FB81     		strh	r3, [r7, #14]	@ movhi
1454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC4FE Bit */
1456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 2643              		.loc 1 1456 0
 2644 0db0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2645 0db2 23F48063 		bic	r3, r3, #1024
 2646 0db6 FB81     		strh	r3, [r7, #14]	@ movhi
1457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 2647              		.loc 1 1459 0
 2648 0db8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2649 0dba 4FEA0323 		lsl	r3, r3, #8
 2650 0dbe 9AB2     		uxth	r2, r3
 2651 0dc0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2652 0dc2 1343     		orrs	r3, r3, r2
 2653 0dc4 FB81     		strh	r3, [r7, #14]	@ movhi
1460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 */
1462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2654              		.loc 1 1462 0
 2655 0dc6 7B68     		ldr	r3, [r7, #4]
 2656 0dc8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2657 0dca 9A83     		strh	r2, [r3, #28]	@ movhi
1463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2658              		.loc 1 1463 0
 2659 0dcc 07F11407 		add	r7, r7, #20
 2660 0dd0 BD46     		mov	sp, r7
 2661 0dd2 80BC     		pop	{r7}
 2662 0dd4 7047     		bx	lr
 2663              		.cfi_endproc
 2664              	.LFE146:
 2666 0dd6 00BF     		.align	2
 2667              		.global	TIM_ClearOC1Ref
 2668              		.thumb
 2669              		.thumb_func
 2671              	TIM_ClearOC1Ref:
 2672              	.LFB147:
1464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2673              		.loc 1 1475 0
 2674              		.cfi_startproc
 2675              		@ args = 0, pretend = 0, frame = 16
 2676              		@ frame_needed = 1, uses_anonymous_args = 0
 2677              		@ link register save eliminated.
 2678 0dd8 80B4     		push	{r7}
 2679              	.LCFI111:
 2680              		.cfi_def_cfa_offset 4
 2681              		.cfi_offset 7, -4
 2682 0dda 85B0     		sub	sp, sp, #20
 2683              	.LCFI112:
 2684              		.cfi_def_cfa_offset 24
 2685 0ddc 00AF     		add	r7, sp, #0
 2686              	.LCFI113:
 2687              		.cfi_def_cfa_register 7
 2688 0dde 7860     		str	r0, [r7, #4]
 2689 0de0 0B46     		mov	r3, r1
 2690 0de2 7B80     		strh	r3, [r7, #2]	@ movhi
1476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2691              		.loc 1 1476 0
 2692 0de4 4FF00003 		mov	r3, #0
 2693 0de8 FB81     		strh	r3, [r7, #14]	@ movhi
1477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2694              		.loc 1 1482 0
 2695 0dea 7B68     		ldr	r3, [r7, #4]
 2696 0dec 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2697 0dee FB81     		strh	r3, [r7, #14]	@ movhi
1483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC1CE Bit */
1485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 2698              		.loc 1 1485 0
 2699 0df0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2700 0df2 23F08003 		bic	r3, r3, #128
 2701 0df6 FB81     		strh	r3, [r7, #14]	@ movhi
1486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_OCClear;
 2702              		.loc 1 1488 0
 2703 0df8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2704 0dfa 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2705 0dfc 1343     		orrs	r3, r3, r2
 2706 0dfe FB81     		strh	r3, [r7, #14]	@ movhi
1489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2707              		.loc 1 1491 0
 2708 0e00 7B68     		ldr	r3, [r7, #4]
 2709 0e02 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2710 0e04 1A83     		strh	r2, [r3, #24]	@ movhi
1492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2711              		.loc 1 1492 0
 2712 0e06 07F11407 		add	r7, r7, #20
 2713 0e0a BD46     		mov	sp, r7
 2714 0e0c 80BC     		pop	{r7}
 2715 0e0e 7047     		bx	lr
 2716              		.cfi_endproc
 2717              	.LFE147:
 2719              		.align	2
 2720              		.global	TIM_ClearOC2Ref
 2721              		.thumb
 2722              		.thumb_func
 2724              	TIM_ClearOC2Ref:
 2725              	.LFB148:
1493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2726              		.loc 1 1505 0
 2727              		.cfi_startproc
 2728              		@ args = 0, pretend = 0, frame = 16
 2729              		@ frame_needed = 1, uses_anonymous_args = 0
 2730              		@ link register save eliminated.
 2731 0e10 80B4     		push	{r7}
 2732              	.LCFI114:
 2733              		.cfi_def_cfa_offset 4
 2734              		.cfi_offset 7, -4
 2735 0e12 85B0     		sub	sp, sp, #20
 2736              	.LCFI115:
 2737              		.cfi_def_cfa_offset 24
 2738 0e14 00AF     		add	r7, sp, #0
 2739              	.LCFI116:
 2740              		.cfi_def_cfa_register 7
 2741 0e16 7860     		str	r0, [r7, #4]
 2742 0e18 0B46     		mov	r3, r1
 2743 0e1a 7B80     		strh	r3, [r7, #2]	@ movhi
1506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 2744              		.loc 1 1506 0
 2745 0e1c 4FF00003 		mov	r3, #0
 2746 0e20 FB81     		strh	r3, [r7, #14]	@ movhi
1507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2747              		.loc 1 1512 0
 2748 0e22 7B68     		ldr	r3, [r7, #4]
 2749 0e24 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2750 0e26 FB81     		strh	r3, [r7, #14]	@ movhi
1513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC2CE Bit */
1515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 2751              		.loc 1 1515 0
 2752 0e28 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2753 0e2a 4FEA4343 		lsl	r3, r3, #17
 2754 0e2e 4FEA5343 		lsr	r3, r3, #17
 2755 0e32 FB81     		strh	r3, [r7, #14]	@ movhi
1516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 2756              		.loc 1 1518 0
 2757 0e34 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2758 0e36 4FEA0323 		lsl	r3, r3, #8
 2759 0e3a 9AB2     		uxth	r2, r3
 2760 0e3c FB89     		ldrh	r3, [r7, #14]	@ movhi
 2761 0e3e 1343     		orrs	r3, r3, r2
 2762 0e40 FB81     		strh	r3, [r7, #14]	@ movhi
1519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 register */
1521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2763              		.loc 1 1521 0
 2764 0e42 7B68     		ldr	r3, [r7, #4]
 2765 0e44 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2766 0e46 1A83     		strh	r2, [r3, #24]	@ movhi
1522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2767              		.loc 1 1522 0
 2768 0e48 07F11407 		add	r7, r7, #20
 2769 0e4c BD46     		mov	sp, r7
 2770 0e4e 80BC     		pop	{r7}
 2771 0e50 7047     		bx	lr
 2772              		.cfi_endproc
 2773              	.LFE148:
 2775 0e52 00BF     		.align	2
 2776              		.global	TIM_ClearOC3Ref
 2777              		.thumb
 2778              		.thumb_func
 2780              	TIM_ClearOC3Ref:
 2781              	.LFB149:
1523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2782              		.loc 1 1534 0
 2783              		.cfi_startproc
 2784              		@ args = 0, pretend = 0, frame = 16
 2785              		@ frame_needed = 1, uses_anonymous_args = 0
 2786              		@ link register save eliminated.
 2787 0e54 80B4     		push	{r7}
 2788              	.LCFI117:
 2789              		.cfi_def_cfa_offset 4
 2790              		.cfi_offset 7, -4
 2791 0e56 85B0     		sub	sp, sp, #20
 2792              	.LCFI118:
 2793              		.cfi_def_cfa_offset 24
 2794 0e58 00AF     		add	r7, sp, #0
 2795              	.LCFI119:
 2796              		.cfi_def_cfa_register 7
 2797 0e5a 7860     		str	r0, [r7, #4]
 2798 0e5c 0B46     		mov	r3, r1
 2799 0e5e 7B80     		strh	r3, [r7, #2]	@ movhi
1535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2800              		.loc 1 1535 0
 2801 0e60 4FF00003 		mov	r3, #0
 2802 0e64 FB81     		strh	r3, [r7, #14]	@ movhi
1536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2803              		.loc 1 1541 0
 2804 0e66 7B68     		ldr	r3, [r7, #4]
 2805 0e68 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2806 0e6a FB81     		strh	r3, [r7, #14]	@ movhi
1542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC3CE Bit */
1544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 2807              		.loc 1 1544 0
 2808 0e6c FB89     		ldrh	r3, [r7, #14]	@ movhi
 2809 0e6e 23F08003 		bic	r3, r3, #128
 2810 0e72 FB81     		strh	r3, [r7, #14]	@ movhi
1545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= TIM_OCClear;
 2811              		.loc 1 1547 0
 2812 0e74 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2813 0e76 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2814 0e78 1343     		orrs	r3, r3, r2
 2815 0e7a FB81     		strh	r3, [r7, #14]	@ movhi
1548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2816              		.loc 1 1550 0
 2817 0e7c 7B68     		ldr	r3, [r7, #4]
 2818 0e7e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2819 0e80 9A83     		strh	r2, [r3, #28]	@ movhi
1551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2820              		.loc 1 1551 0
 2821 0e82 07F11407 		add	r7, r7, #20
 2822 0e86 BD46     		mov	sp, r7
 2823 0e88 80BC     		pop	{r7}
 2824 0e8a 7047     		bx	lr
 2825              		.cfi_endproc
 2826              	.LFE149:
 2828              		.align	2
 2829              		.global	TIM_ClearOC4Ref
 2830              		.thumb
 2831              		.thumb_func
 2833              	TIM_ClearOC4Ref:
 2834              	.LFB150:
1552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Enable: TIM Output clear enable
1559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCClear_Disable: TIM Output clear disable
1560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2835              		.loc 1 1563 0
 2836              		.cfi_startproc
 2837              		@ args = 0, pretend = 0, frame = 16
 2838              		@ frame_needed = 1, uses_anonymous_args = 0
 2839              		@ link register save eliminated.
 2840 0e8c 80B4     		push	{r7}
 2841              	.LCFI120:
 2842              		.cfi_def_cfa_offset 4
 2843              		.cfi_offset 7, -4
 2844 0e8e 85B0     		sub	sp, sp, #20
 2845              	.LCFI121:
 2846              		.cfi_def_cfa_offset 24
 2847 0e90 00AF     		add	r7, sp, #0
 2848              	.LCFI122:
 2849              		.cfi_def_cfa_register 7
 2850 0e92 7860     		str	r0, [r7, #4]
 2851 0e94 0B46     		mov	r3, r1
 2852 0e96 7B80     		strh	r3, [r7, #2]	@ movhi
1564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0;
 2853              		.loc 1 1564 0
 2854 0e98 4FF00003 		mov	r3, #0
 2855 0e9c FB81     		strh	r3, [r7, #14]	@ movhi
1565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2856              		.loc 1 1570 0
 2857 0e9e 7B68     		ldr	r3, [r7, #4]
 2858 0ea0 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2859 0ea2 FB81     		strh	r3, [r7, #14]	@ movhi
1571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the OC4CE Bit */
1573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 2860              		.loc 1 1573 0
 2861 0ea4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2862 0ea6 4FEA4343 		lsl	r3, r3, #17
 2863 0eaa 4FEA5343 		lsr	r3, r3, #17
 2864 0eae FB81     		strh	r3, [r7, #14]	@ movhi
1574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 2865              		.loc 1 1576 0
 2866 0eb0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2867 0eb2 4FEA0323 		lsl	r3, r3, #8
 2868 0eb6 9AB2     		uxth	r2, r3
 2869 0eb8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2870 0eba 1343     		orrs	r3, r3, r2
 2871 0ebc FB81     		strh	r3, [r7, #14]	@ movhi
1577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 register */
1579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2872              		.loc 1 1579 0
 2873 0ebe 7B68     		ldr	r3, [r7, #4]
 2874 0ec0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2875 0ec2 9A83     		strh	r2, [r3, #28]	@ movhi
1580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2876              		.loc 1 1580 0
 2877 0ec4 07F11407 		add	r7, r7, #20
 2878 0ec8 BD46     		mov	sp, r7
 2879 0eca 80BC     		pop	{r7}
 2880 0ecc 7047     		bx	lr
 2881              		.cfi_endproc
 2882              	.LFE150:
 2884 0ece 00BF     		.align	2
 2885              		.global	TIM_OC1PolarityConfig
 2886              		.thumb
 2887              		.thumb_func
 2889              	TIM_OC1PolarityConfig:
 2890              	.LFB151:
1581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2891              		.loc 1 1592 0
 2892              		.cfi_startproc
 2893              		@ args = 0, pretend = 0, frame = 16
 2894              		@ frame_needed = 1, uses_anonymous_args = 0
 2895              		@ link register save eliminated.
 2896 0ed0 80B4     		push	{r7}
 2897              	.LCFI123:
 2898              		.cfi_def_cfa_offset 4
 2899              		.cfi_offset 7, -4
 2900 0ed2 85B0     		sub	sp, sp, #20
 2901              	.LCFI124:
 2902              		.cfi_def_cfa_offset 24
 2903 0ed4 00AF     		add	r7, sp, #0
 2904              	.LCFI125:
 2905              		.cfi_def_cfa_register 7
 2906 0ed6 7860     		str	r0, [r7, #4]
 2907 0ed8 0B46     		mov	r3, r1
 2908 0eda 7B80     		strh	r3, [r7, #2]	@ movhi
1593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2909              		.loc 1 1593 0
 2910 0edc 4FF00003 		mov	r3, #0
 2911 0ee0 FB81     		strh	r3, [r7, #14]	@ movhi
1594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 2912              		.loc 1 1599 0
 2913 0ee2 7B68     		ldr	r3, [r7, #4]
 2914 0ee4 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 2915 0ee6 FB81     		strh	r3, [r7, #14]	@ movhi
1600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC1P Bit */
1602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 2916              		.loc 1 1602 0
 2917 0ee8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2918 0eea 23F00203 		bic	r3, r3, #2
 2919 0eee FB81     		strh	r3, [r7, #14]	@ movhi
1603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCPolarity;
 2920              		.loc 1 1603 0
 2921 0ef0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2922 0ef2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2923 0ef4 1343     		orrs	r3, r3, r2
 2924 0ef6 FB81     		strh	r3, [r7, #14]	@ movhi
1604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 2925              		.loc 1 1606 0
 2926 0ef8 7B68     		ldr	r3, [r7, #4]
 2927 0efa FA89     		ldrh	r2, [r7, #14]	@ movhi
 2928 0efc 1A84     		strh	r2, [r3, #32]	@ movhi
1607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2929              		.loc 1 1607 0
 2930 0efe 07F11407 		add	r7, r7, #20
 2931 0f02 BD46     		mov	sp, r7
 2932 0f04 80BC     		pop	{r7}
 2933 0f06 7047     		bx	lr
 2934              		.cfi_endproc
 2935              	.LFE151:
 2937              		.align	2
 2938              		.global	TIM_OC1NPolarityConfig
 2939              		.thumb
 2940              		.thumb_func
 2942              	TIM_OC1NPolarityConfig:
 2943              	.LFB152:
1608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2944              		.loc 1 1619 0
 2945              		.cfi_startproc
 2946              		@ args = 0, pretend = 0, frame = 16
 2947              		@ frame_needed = 1, uses_anonymous_args = 0
 2948              		@ link register save eliminated.
 2949 0f08 80B4     		push	{r7}
 2950              	.LCFI126:
 2951              		.cfi_def_cfa_offset 4
 2952              		.cfi_offset 7, -4
 2953 0f0a 85B0     		sub	sp, sp, #20
 2954              	.LCFI127:
 2955              		.cfi_def_cfa_offset 24
 2956 0f0c 00AF     		add	r7, sp, #0
 2957              	.LCFI128:
 2958              		.cfi_def_cfa_register 7
 2959 0f0e 7860     		str	r0, [r7, #4]
 2960 0f10 0B46     		mov	r3, r1
 2961 0f12 7B80     		strh	r3, [r7, #2]	@ movhi
1620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 2962              		.loc 1 1620 0
 2963 0f14 4FF00003 		mov	r3, #0
 2964 0f18 FB81     		strh	r3, [r7, #14]	@ movhi
1621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
1625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 2965              		.loc 1 1625 0
 2966 0f1a 7B68     		ldr	r3, [r7, #4]
 2967 0f1c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 2968 0f1e FB81     		strh	r3, [r7, #14]	@ movhi
1626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC1NP Bit */
1628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 2969              		.loc 1 1628 0
 2970 0f20 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2971 0f22 23F00803 		bic	r3, r3, #8
 2972 0f26 FB81     		strh	r3, [r7, #14]	@ movhi
1629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= TIM_OCNPolarity;
 2973              		.loc 1 1629 0
 2974 0f28 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2975 0f2a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2976 0f2c 1343     		orrs	r3, r3, r2
 2977 0f2e FB81     		strh	r3, [r7, #14]	@ movhi
1630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 2978              		.loc 1 1632 0
 2979 0f30 7B68     		ldr	r3, [r7, #4]
 2980 0f32 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2981 0f34 1A84     		strh	r2, [r3, #32]	@ movhi
1633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 2982              		.loc 1 1633 0
 2983 0f36 07F11407 		add	r7, r7, #20
 2984 0f3a BD46     		mov	sp, r7
 2985 0f3c 80BC     		pop	{r7}
 2986 0f3e 7047     		bx	lr
 2987              		.cfi_endproc
 2988              	.LFE152:
 2990              		.align	2
 2991              		.global	TIM_OC2PolarityConfig
 2992              		.thumb
 2993              		.thumb_func
 2995              	TIM_OC2PolarityConfig:
 2996              	.LFB153:
1634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
1638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 2997              		.loc 1 1646 0
 2998              		.cfi_startproc
 2999              		@ args = 0, pretend = 0, frame = 16
 3000              		@ frame_needed = 1, uses_anonymous_args = 0
 3001              		@ link register save eliminated.
 3002 0f40 80B4     		push	{r7}
 3003              	.LCFI129:
 3004              		.cfi_def_cfa_offset 4
 3005              		.cfi_offset 7, -4
 3006 0f42 85B0     		sub	sp, sp, #20
 3007              	.LCFI130:
 3008              		.cfi_def_cfa_offset 24
 3009 0f44 00AF     		add	r7, sp, #0
 3010              	.LCFI131:
 3011              		.cfi_def_cfa_register 7
 3012 0f46 7860     		str	r0, [r7, #4]
 3013 0f48 0B46     		mov	r3, r1
 3014 0f4a 7B80     		strh	r3, [r7, #2]	@ movhi
1647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3015              		.loc 1 1647 0
 3016 0f4c 4FF00003 		mov	r3, #0
 3017 0f50 FB81     		strh	r3, [r7, #14]	@ movhi
1648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3018              		.loc 1 1653 0
 3019 0f52 7B68     		ldr	r3, [r7, #4]
 3020 0f54 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3021 0f56 FB81     		strh	r3, [r7, #14]	@ movhi
1654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC2P Bit */
1656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 3022              		.loc 1 1656 0
 3023 0f58 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3024 0f5a 23F02003 		bic	r3, r3, #32
 3025 0f5e FB81     		strh	r3, [r7, #14]	@ movhi
1657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3026              		.loc 1 1657 0
 3027 0f60 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3028 0f62 4FEA0313 		lsl	r3, r3, #4
 3029 0f66 9AB2     		uxth	r2, r3
 3030 0f68 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3031 0f6a 1343     		orrs	r3, r3, r2
 3032 0f6c FB81     		strh	r3, [r7, #14]	@ movhi
1658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3033              		.loc 1 1660 0
 3034 0f6e 7B68     		ldr	r3, [r7, #4]
 3035 0f70 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3036 0f72 1A84     		strh	r2, [r3, #32]	@ movhi
1661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3037              		.loc 1 1661 0
 3038 0f74 07F11407 		add	r7, r7, #20
 3039 0f78 BD46     		mov	sp, r7
 3040 0f7a 80BC     		pop	{r7}
 3041 0f7c 7047     		bx	lr
 3042              		.cfi_endproc
 3043              	.LFE153:
 3045 0f7e 00BF     		.align	2
 3046              		.global	TIM_OC2NPolarityConfig
 3047              		.thumb
 3048              		.thumb_func
 3050              	TIM_OC2NPolarityConfig:
 3051              	.LFB154:
1662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3052              		.loc 1 1673 0
 3053              		.cfi_startproc
 3054              		@ args = 0, pretend = 0, frame = 16
 3055              		@ frame_needed = 1, uses_anonymous_args = 0
 3056              		@ link register save eliminated.
 3057 0f80 80B4     		push	{r7}
 3058              	.LCFI132:
 3059              		.cfi_def_cfa_offset 4
 3060              		.cfi_offset 7, -4
 3061 0f82 85B0     		sub	sp, sp, #20
 3062              	.LCFI133:
 3063              		.cfi_def_cfa_offset 24
 3064 0f84 00AF     		add	r7, sp, #0
 3065              	.LCFI134:
 3066              		.cfi_def_cfa_register 7
 3067 0f86 7860     		str	r0, [r7, #4]
 3068 0f88 0B46     		mov	r3, r1
 3069 0f8a 7B80     		strh	r3, [r7, #2]	@ movhi
1674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3070              		.loc 1 1674 0
 3071 0f8c 4FF00003 		mov	r3, #0
 3072 0f90 FB81     		strh	r3, [r7, #14]	@ movhi
1675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
1680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3073              		.loc 1 1680 0
 3074 0f92 7B68     		ldr	r3, [r7, #4]
 3075 0f94 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3076 0f96 FB81     		strh	r3, [r7, #14]	@ movhi
1681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC2NP Bit */
1683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 3077              		.loc 1 1683 0
 3078 0f98 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3079 0f9a 23F08003 		bic	r3, r3, #128
 3080 0f9e FB81     		strh	r3, [r7, #14]	@ movhi
1684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3081              		.loc 1 1684 0
 3082 0fa0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3083 0fa2 4FEA0313 		lsl	r3, r3, #4
 3084 0fa6 9AB2     		uxth	r2, r3
 3085 0fa8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3086 0faa 1343     		orrs	r3, r3, r2
 3087 0fac FB81     		strh	r3, [r7, #14]	@ movhi
1685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3088              		.loc 1 1687 0
 3089 0fae 7B68     		ldr	r3, [r7, #4]
 3090 0fb0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3091 0fb2 1A84     		strh	r2, [r3, #32]	@ movhi
1688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3092              		.loc 1 1688 0
 3093 0fb4 07F11407 		add	r7, r7, #20
 3094 0fb8 BD46     		mov	sp, r7
 3095 0fba 80BC     		pop	{r7}
 3096 0fbc 7047     		bx	lr
 3097              		.cfi_endproc
 3098              	.LFE154:
 3100 0fbe 00BF     		.align	2
 3101              		.global	TIM_OC3PolarityConfig
 3102              		.thumb
 3103              		.thumb_func
 3105              	TIM_OC3PolarityConfig:
 3106              	.LFB155:
1689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3107              		.loc 1 1700 0
 3108              		.cfi_startproc
 3109              		@ args = 0, pretend = 0, frame = 16
 3110              		@ frame_needed = 1, uses_anonymous_args = 0
 3111              		@ link register save eliminated.
 3112 0fc0 80B4     		push	{r7}
 3113              	.LCFI135:
 3114              		.cfi_def_cfa_offset 4
 3115              		.cfi_offset 7, -4
 3116 0fc2 85B0     		sub	sp, sp, #20
 3117              	.LCFI136:
 3118              		.cfi_def_cfa_offset 24
 3119 0fc4 00AF     		add	r7, sp, #0
 3120              	.LCFI137:
 3121              		.cfi_def_cfa_register 7
 3122 0fc6 7860     		str	r0, [r7, #4]
 3123 0fc8 0B46     		mov	r3, r1
 3124 0fca 7B80     		strh	r3, [r7, #2]	@ movhi
1701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3125              		.loc 1 1701 0
 3126 0fcc 4FF00003 		mov	r3, #0
 3127 0fd0 FB81     		strh	r3, [r7, #14]	@ movhi
1702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3128              		.loc 1 1707 0
 3129 0fd2 7B68     		ldr	r3, [r7, #4]
 3130 0fd4 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3131 0fd6 FB81     		strh	r3, [r7, #14]	@ movhi
1708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC3P Bit */
1710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 3132              		.loc 1 1710 0
 3133 0fd8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3134 0fda 23F40073 		bic	r3, r3, #512
 3135 0fde FB81     		strh	r3, [r7, #14]	@ movhi
1711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3136              		.loc 1 1711 0
 3137 0fe0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3138 0fe2 4FEA0323 		lsl	r3, r3, #8
 3139 0fe6 9AB2     		uxth	r2, r3
 3140 0fe8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3141 0fea 1343     		orrs	r3, r3, r2
 3142 0fec FB81     		strh	r3, [r7, #14]	@ movhi
1712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3143              		.loc 1 1714 0
 3144 0fee 7B68     		ldr	r3, [r7, #4]
 3145 0ff0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3146 0ff2 1A84     		strh	r2, [r3, #32]	@ movhi
1715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3147              		.loc 1 1715 0
 3148 0ff4 07F11407 		add	r7, r7, #20
 3149 0ff8 BD46     		mov	sp, r7
 3150 0ffa 80BC     		pop	{r7}
 3151 0ffc 7047     		bx	lr
 3152              		.cfi_endproc
 3153              	.LFE155:
 3155 0ffe 00BF     		.align	2
 3156              		.global	TIM_OC3NPolarityConfig
 3157              		.thumb
 3158              		.thumb_func
 3160              	TIM_OC3NPolarityConfig:
 3161              	.LFB156:
1716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_High: Output Compare active high
1723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCNPolarity_Low: Output Compare active low
1724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3162              		.loc 1 1727 0
 3163              		.cfi_startproc
 3164              		@ args = 0, pretend = 0, frame = 16
 3165              		@ frame_needed = 1, uses_anonymous_args = 0
 3166              		@ link register save eliminated.
 3167 1000 80B4     		push	{r7}
 3168              	.LCFI138:
 3169              		.cfi_def_cfa_offset 4
 3170              		.cfi_offset 7, -4
 3171 1002 85B0     		sub	sp, sp, #20
 3172              	.LCFI139:
 3173              		.cfi_def_cfa_offset 24
 3174 1004 00AF     		add	r7, sp, #0
 3175              	.LCFI140:
 3176              		.cfi_def_cfa_register 7
 3177 1006 7860     		str	r0, [r7, #4]
 3178 1008 0B46     		mov	r3, r1
 3179 100a 7B80     		strh	r3, [r7, #2]	@ movhi
1728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3180              		.loc 1 1728 0
 3181 100c 4FF00003 		mov	r3, #0
 3182 1010 FB81     		strh	r3, [r7, #14]	@ movhi
1729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
1730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
1734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3183              		.loc 1 1734 0
 3184 1012 7B68     		ldr	r3, [r7, #4]
 3185 1014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3186 1016 FB81     		strh	r3, [r7, #14]	@ movhi
1735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC3NP Bit */
1737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 3187              		.loc 1 1737 0
 3188 1018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3189 101a 23F40063 		bic	r3, r3, #2048
 3190 101e FB81     		strh	r3, [r7, #14]	@ movhi
1738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3191              		.loc 1 1738 0
 3192 1020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3193 1022 4FEA0323 		lsl	r3, r3, #8
 3194 1026 9AB2     		uxth	r2, r3
 3195 1028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3196 102a 1343     		orrs	r3, r3, r2
 3197 102c FB81     		strh	r3, [r7, #14]	@ movhi
1739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3198              		.loc 1 1741 0
 3199 102e 7B68     		ldr	r3, [r7, #4]
 3200 1030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3201 1032 1A84     		strh	r2, [r3, #32]	@ movhi
1742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3202              		.loc 1 1742 0
 3203 1034 07F11407 		add	r7, r7, #20
 3204 1038 BD46     		mov	sp, r7
 3205 103a 80BC     		pop	{r7}
 3206 103c 7047     		bx	lr
 3207              		.cfi_endproc
 3208              	.LFE156:
 3210 103e 00BF     		.align	2
 3211              		.global	TIM_OC4PolarityConfig
 3212              		.thumb
 3213              		.thumb_func
 3215              	TIM_OC4PolarityConfig:
 3216              	.LFB157:
1743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_High: Output Compare active high
1750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_OCPolarity_Low: Output Compare active low
1751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3217              		.loc 1 1754 0
 3218              		.cfi_startproc
 3219              		@ args = 0, pretend = 0, frame = 16
 3220              		@ frame_needed = 1, uses_anonymous_args = 0
 3221              		@ link register save eliminated.
 3222 1040 80B4     		push	{r7}
 3223              	.LCFI141:
 3224              		.cfi_def_cfa_offset 4
 3225              		.cfi_offset 7, -4
 3226 1042 85B0     		sub	sp, sp, #20
 3227              	.LCFI142:
 3228              		.cfi_def_cfa_offset 24
 3229 1044 00AF     		add	r7, sp, #0
 3230              	.LCFI143:
 3231              		.cfi_def_cfa_register 7
 3232 1046 7860     		str	r0, [r7, #4]
 3233 1048 0B46     		mov	r3, r1
 3234 104a 7B80     		strh	r3, [r7, #2]	@ movhi
1755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 3235              		.loc 1 1755 0
 3236 104c 4FF00003 		mov	r3, #0
 3237 1050 FB81     		strh	r3, [r7, #14]	@ movhi
1756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 3238              		.loc 1 1761 0
 3239 1052 7B68     		ldr	r3, [r7, #4]
 3240 1054 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3241 1056 FB81     		strh	r3, [r7, #14]	@ movhi
1762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the CC4P Bit */
1764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 3242              		.loc 1 1764 0
 3243 1058 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3244 105a 23F40053 		bic	r3, r3, #8192
 3245 105e FB81     		strh	r3, [r7, #14]	@ movhi
1765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3246              		.loc 1 1765 0
 3247 1060 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3248 1062 4FEA0333 		lsl	r3, r3, #12
 3249 1066 9AB2     		uxth	r2, r3
 3250 1068 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3251 106a 1343     		orrs	r3, r3, r2
 3252 106c FB81     		strh	r3, [r7, #14]	@ movhi
1766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER register */
1768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 3253              		.loc 1 1768 0
 3254 106e 7B68     		ldr	r3, [r7, #4]
 3255 1070 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3256 1072 1A84     		strh	r2, [r3, #32]	@ movhi
1769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3257              		.loc 1 1769 0
 3258 1074 07F11407 		add	r7, r7, #20
 3259 1078 BD46     		mov	sp, r7
 3260 107a 80BC     		pop	{r7}
 3261 107c 7047     		bx	lr
 3262              		.cfi_endproc
 3263              	.LFE157:
 3265 107e 00BF     		.align	2
 3266              		.global	TIM_CCxCmd
 3267              		.thumb
 3268              		.thumb_func
 3270              	TIM_CCxCmd:
 3271              	.LFB158:
1770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_4: TIM Channel 4
1780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3272              		.loc 1 1785 0
 3273              		.cfi_startproc
 3274              		@ args = 0, pretend = 0, frame = 16
 3275              		@ frame_needed = 1, uses_anonymous_args = 0
 3276              		@ link register save eliminated.
 3277 1080 80B4     		push	{r7}
 3278              	.LCFI144:
 3279              		.cfi_def_cfa_offset 4
 3280              		.cfi_offset 7, -4
 3281 1082 85B0     		sub	sp, sp, #20
 3282              	.LCFI145:
 3283              		.cfi_def_cfa_offset 24
 3284 1084 00AF     		add	r7, sp, #0
 3285              	.LCFI146:
 3286              		.cfi_def_cfa_register 7
 3287 1086 7860     		str	r0, [r7, #4]
 3288 1088 1346     		mov	r3, r2
 3289 108a 0A46     		mov	r2, r1	@ movhi
 3290 108c 7A80     		strh	r2, [r7, #2]	@ movhi
 3291 108e 3B80     		strh	r3, [r7, #0]	@ movhi
1786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3292              		.loc 1 1786 0
 3293 1090 4FF00003 		mov	r3, #0
 3294 1094 FB81     		strh	r3, [r7, #14]	@ movhi
1787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
1790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = CCER_CCE_SET << TIM_Channel;
 3295              		.loc 1 1793 0
 3296 1096 7B88     		ldrh	r3, [r7, #2]
 3297 1098 4FF00102 		mov	r2, #1
 3298 109c 02FA03F3 		lsl	r3, r2, r3
 3299 10a0 FB81     		strh	r3, [r7, #14]	@ movhi
1794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CCxE Bit */
1796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 3300              		.loc 1 1796 0
 3301 10a2 7B68     		ldr	r3, [r7, #4]
 3302 10a4 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3303 10a6 9AB2     		uxth	r2, r3
 3304 10a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3305 10aa 6FEA0303 		mvn	r3, r3
 3306 10ae 9BB2     		uxth	r3, r3
 3307 10b0 1340     		ands	r3, r3, r2
 3308 10b2 9AB2     		uxth	r2, r3
 3309 10b4 7B68     		ldr	r3, [r7, #4]
 3310 10b6 1A84     		strh	r2, [r3, #32]	@ movhi
1797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or reset the CCxE Bit */ 
1799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 3311              		.loc 1 1799 0
 3312 10b8 7B68     		ldr	r3, [r7, #4]
 3313 10ba 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3314 10bc 9AB2     		uxth	r2, r3
 3315 10be 3988     		ldrh	r1, [r7, #0]
 3316 10c0 7B88     		ldrh	r3, [r7, #2]
 3317 10c2 01FA03F3 		lsl	r3, r1, r3
 3318 10c6 9BB2     		uxth	r3, r3
 3319 10c8 1343     		orrs	r3, r3, r2
 3320 10ca 9AB2     		uxth	r2, r3
 3321 10cc 7B68     		ldr	r3, [r7, #4]
 3322 10ce 1A84     		strh	r2, [r3, #32]	@ movhi
1800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3323              		.loc 1 1800 0
 3324 10d0 07F11407 		add	r7, r7, #20
 3325 10d4 BD46     		mov	sp, r7
 3326 10d6 80BC     		pop	{r7}
 3327 10d8 7047     		bx	lr
 3328              		.cfi_endproc
 3329              	.LFE158:
 3331 10da 00BF     		.align	2
 3332              		.global	TIM_CCxNCmd
 3333              		.thumb
 3334              		.thumb_func
 3336              	TIM_CCxNCmd:
 3337              	.LFB159:
1801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
1807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_1: TIM Channel 1
1808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_2: TIM Channel 2
1809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_Channel_3: TIM Channel 3
1810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
1811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
1812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
1815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3338              		.loc 1 1815 0
 3339              		.cfi_startproc
 3340              		@ args = 0, pretend = 0, frame = 16
 3341              		@ frame_needed = 1, uses_anonymous_args = 0
 3342              		@ link register save eliminated.
 3343 10dc 80B4     		push	{r7}
 3344              	.LCFI147:
 3345              		.cfi_def_cfa_offset 4
 3346              		.cfi_offset 7, -4
 3347 10de 85B0     		sub	sp, sp, #20
 3348              	.LCFI148:
 3349              		.cfi_def_cfa_offset 24
 3350 10e0 00AF     		add	r7, sp, #0
 3351              	.LCFI149:
 3352              		.cfi_def_cfa_register 7
 3353 10e2 7860     		str	r0, [r7, #4]
 3354 10e4 1346     		mov	r3, r2
 3355 10e6 0A46     		mov	r2, r1	@ movhi
 3356 10e8 7A80     		strh	r2, [r7, #2]	@ movhi
 3357 10ea 3B80     		strh	r3, [r7, #0]	@ movhi
1816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmp = 0;
 3358              		.loc 1 1816 0
 3359 10ec 4FF00003 		mov	r3, #0
 3360 10f0 FB81     		strh	r3, [r7, #14]	@ movhi
1817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
1821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
1822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = CCER_CCNE_SET << TIM_Channel;
 3361              		.loc 1 1823 0
 3362 10f2 7B88     		ldrh	r3, [r7, #2]
 3363 10f4 4FF00402 		mov	r2, #4
 3364 10f8 02FA03F3 		lsl	r3, r2, r3
 3365 10fc FB81     		strh	r3, [r7, #14]	@ movhi
1824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the CCxNE Bit */
1826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 3366              		.loc 1 1826 0
 3367 10fe 7B68     		ldr	r3, [r7, #4]
 3368 1100 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3369 1102 9AB2     		uxth	r2, r3
 3370 1104 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3371 1106 6FEA0303 		mvn	r3, r3
 3372 110a 9BB2     		uxth	r3, r3
 3373 110c 1340     		ands	r3, r3, r2
 3374 110e 9AB2     		uxth	r2, r3
 3375 1110 7B68     		ldr	r3, [r7, #4]
 3376 1112 1A84     		strh	r2, [r3, #32]	@ movhi
1827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or reset the CCxNE Bit */ 
1829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 3377              		.loc 1 1829 0
 3378 1114 7B68     		ldr	r3, [r7, #4]
 3379 1116 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3380 1118 9AB2     		uxth	r2, r3
 3381 111a 3988     		ldrh	r1, [r7, #0]
 3382 111c 7B88     		ldrh	r3, [r7, #2]
 3383 111e 01FA03F3 		lsl	r3, r1, r3
 3384 1122 9BB2     		uxth	r3, r3
 3385 1124 1343     		orrs	r3, r3, r2
 3386 1126 9AB2     		uxth	r2, r3
 3387 1128 7B68     		ldr	r3, [r7, #4]
 3388 112a 1A84     		strh	r2, [r3, #32]	@ movhi
1830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3389              		.loc 1 1830 0
 3390 112c 07F11407 		add	r7, r7, #20
 3391 1130 BD46     		mov	sp, r7
 3392 1132 80BC     		pop	{r7}
 3393 1134 7047     		bx	lr
 3394              		.cfi_endproc
 3395              	.LFE159:
 3397 1136 00BF     		.align	2
 3398              		.global	TIM_ICInit
 3399              		.thumb
 3400              		.thumb_func
 3402              	TIM_ICInit:
 3403              	.LFB160:
1831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
1833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group3 Input Capture management functions
1836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Input Capture management functions 
1837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
1838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
1839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
1840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                       Input Capture management functions
1841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
1842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
1843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
1844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in Input Capture Mode
1845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
1846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        To use the Timer in Input Capture mode, the following steps are mandatory:
1847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Enable TIM clock using RCC_APBxPeriphClockCmd(RCC_APBxPeriph_TIMx, ENABLE) function
1849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the TIM pins by configuring the corresponding GPIO pins
1851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Time base unit as described in the first part of this driver,
1853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           if needed, else the Timer will run with the default configuration:
1854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Autoreload value = 0xFFFF
1855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Prescaler value = 0x0000
1856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Counter mode = Up counting
1857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - Clock Division = TIM_CKD_DIV1
1858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
1859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Fill the TIM_ICInitStruct with the desired parameters including:
1860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Channel: TIM_Channel
1861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input Capture polarity: TIM_ICPolarity
1862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input Capture selection: TIM_ICSelection
1863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input Capture Prescaler: TIM_ICPrescaler
1864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - TIM Input CApture filter value: TIM_ICFilter
1865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Call TIM_ICInit(TIMx, &TIM_ICInitStruct) to configure the desired channel with the 
1867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           corresponding configuration and to measure only frequency or duty cycle of the input sign
1868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           or,
1869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           Call TIM_PWMIConfig(TIMx, &TIM_ICInitStruct) to configure the desired channels with the 
1870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           corresponding configuration and to measure the frequency and the duty cycle of the input 
1871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
1872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        5. Enable the NVIC or the DMA to read the measured frequency. 
1873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
1874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        6. Enable the corresponding interrupt (or DMA request) to read the Captured value,
1875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           using the function TIM_ITConfig(TIMx, TIM_IT_CCx) (or TIM_DMA_Cmd(TIMx, TIM_DMA_CCx)) 
1876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        7. Call the TIM_Cmd(ENABLE) function to enable the TIM counter.
1878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        8. Use TIM_GetCapturex(TIMx); to read the captured value.
1880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        
1881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Note1: All other functions can be used separately to modify, if needed,
1882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               a specific feature of the Timer. 
1883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
1885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
1886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified parameters
1890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct.
1891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
1892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3404              		.loc 1 1897 0
 3405              		.cfi_startproc
 3406              		@ args = 0, pretend = 0, frame = 8
 3407              		@ frame_needed = 1, uses_anonymous_args = 0
 3408 1138 80B5     		push	{r7, lr}
 3409              	.LCFI150:
 3410              		.cfi_def_cfa_offset 8
 3411              		.cfi_offset 7, -8
 3412              		.cfi_offset 14, -4
 3413 113a 82B0     		sub	sp, sp, #8
 3414              	.LCFI151:
 3415              		.cfi_def_cfa_offset 16
 3416 113c 00AF     		add	r7, sp, #0
 3417              	.LCFI152:
 3418              		.cfi_def_cfa_register 7
 3419 113e 7860     		str	r0, [r7, #4]
 3420 1140 3960     		str	r1, [r7, #0]
1898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
1901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
1902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
1903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
1904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
1905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 3421              		.loc 1 1905 0
 3422 1142 3B68     		ldr	r3, [r7, #0]
 3423 1144 1B88     		ldrh	r3, [r3, #0]
 3424 1146 002B     		cmp	r3, #0
 3425 1148 0FD1     		bne	.L104
1906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
1908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3426              		.loc 1 1908 0
 3427 114a 3B68     		ldr	r3, [r7, #0]
 3428 114c 5988     		ldrh	r1, [r3, #2]
1909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3429              		.loc 1 1909 0
 3430 114e 3B68     		ldr	r3, [r7, #0]
1908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3431              		.loc 1 1908 0
 3432 1150 9A88     		ldrh	r2, [r3, #4]
1910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3433              		.loc 1 1910 0
 3434 1152 3B68     		ldr	r3, [r7, #0]
1908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3435              		.loc 1 1908 0
 3436 1154 1B89     		ldrh	r3, [r3, #8]
 3437 1156 7868     		ldr	r0, [r7, #4]
 3438 1158 00F0C4FC 		bl	TI1_Config
1911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3439              		.loc 1 1912 0
 3440 115c 3B68     		ldr	r3, [r7, #0]
 3441 115e DB88     		ldrh	r3, [r3, #6]
 3442 1160 7868     		ldr	r0, [r7, #4]
 3443 1162 1946     		mov	r1, r3
 3444 1164 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3445 1168 36E0     		b	.L103
 3446              	.L104:
1913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 3447              		.loc 1 1914 0
 3448 116a 3B68     		ldr	r3, [r7, #0]
 3449 116c 1B88     		ldrh	r3, [r3, #0]
 3450 116e 042B     		cmp	r3, #4
 3451 1170 0FD1     		bne	.L106
1915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
1917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3452              		.loc 1 1918 0
 3453 1172 3B68     		ldr	r3, [r7, #0]
 3454 1174 5988     		ldrh	r1, [r3, #2]
1919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3455              		.loc 1 1919 0
 3456 1176 3B68     		ldr	r3, [r7, #0]
1918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3457              		.loc 1 1918 0
 3458 1178 9A88     		ldrh	r2, [r3, #4]
1920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3459              		.loc 1 1920 0
 3460 117a 3B68     		ldr	r3, [r7, #0]
1918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3461              		.loc 1 1918 0
 3462 117c 1B89     		ldrh	r3, [r3, #8]
 3463 117e 7868     		ldr	r0, [r7, #4]
 3464 1180 00F0F0FC 		bl	TI2_Config
1921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3465              		.loc 1 1922 0
 3466 1184 3B68     		ldr	r3, [r7, #0]
 3467 1186 DB88     		ldrh	r3, [r3, #6]
 3468 1188 7868     		ldr	r0, [r7, #4]
 3469 118a 1946     		mov	r1, r3
 3470 118c FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3471 1190 22E0     		b	.L103
 3472              	.L106:
1923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 3473              		.loc 1 1924 0
 3474 1192 3B68     		ldr	r3, [r7, #0]
 3475 1194 1B88     		ldrh	r3, [r3, #0]
 3476 1196 082B     		cmp	r3, #8
 3477 1198 0FD1     		bne	.L107
1925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI3 Configuration */
1927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 3478              		.loc 1 1928 0
 3479 119a 3B68     		ldr	r3, [r7, #0]
 3480 119c 5988     		ldrh	r1, [r3, #2]
1929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3481              		.loc 1 1929 0
 3482 119e 3B68     		ldr	r3, [r7, #0]
1928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 3483              		.loc 1 1928 0
 3484 11a0 9A88     		ldrh	r2, [r3, #4]
1930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3485              		.loc 1 1930 0
 3486 11a2 3B68     		ldr	r3, [r7, #0]
1928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 3487              		.loc 1 1928 0
 3488 11a4 1B89     		ldrh	r3, [r3, #8]
 3489 11a6 7868     		ldr	r0, [r7, #4]
 3490 11a8 00F02AFD 		bl	TI3_Config
1931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3491              		.loc 1 1932 0
 3492 11ac 3B68     		ldr	r3, [r7, #0]
 3493 11ae DB88     		ldrh	r3, [r3, #6]
 3494 11b0 7868     		ldr	r0, [r7, #4]
 3495 11b2 1946     		mov	r1, r3
 3496 11b4 FFF7FEFF 		bl	TIM_SetIC3Prescaler
 3497 11b8 0EE0     		b	.L103
 3498              	.L107:
1933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI4 Configuration */
1937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3499              		.loc 1 1938 0
 3500 11ba 3B68     		ldr	r3, [r7, #0]
 3501 11bc 5988     		ldrh	r1, [r3, #2]
1939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 3502              		.loc 1 1939 0
 3503 11be 3B68     		ldr	r3, [r7, #0]
1938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3504              		.loc 1 1938 0
 3505 11c0 9A88     		ldrh	r2, [r3, #4]
1940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3506              		.loc 1 1940 0
 3507 11c2 3B68     		ldr	r3, [r7, #0]
1938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 3508              		.loc 1 1938 0
 3509 11c4 1B89     		ldrh	r3, [r3, #8]
 3510 11c6 7868     		ldr	r0, [r7, #4]
 3511 11c8 00F060FD 		bl	TI4_Config
1941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
1942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3512              		.loc 1 1942 0
 3513 11cc 3B68     		ldr	r3, [r7, #0]
 3514 11ce DB88     		ldrh	r3, [r3, #6]
 3515 11d0 7868     		ldr	r0, [r7, #4]
 3516 11d2 1946     		mov	r1, r3
 3517 11d4 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3518              	.L103:
1943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3519              		.loc 1 1944 0
 3520 11d8 07F10807 		add	r7, r7, #8
 3521 11dc BD46     		mov	sp, r7
 3522 11de 80BD     		pop	{r7, pc}
 3523              		.cfi_endproc
 3524              	.LFE160:
 3526              		.align	2
 3527              		.global	TIM_ICStructInit
 3528              		.thumb
 3529              		.thumb_func
 3531              	TIM_ICStructInit:
 3532              	.LFB161:
1945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
1948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
1949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         be initialized.
1950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
1953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3533              		.loc 1 1953 0
 3534              		.cfi_startproc
 3535              		@ args = 0, pretend = 0, frame = 8
 3536              		@ frame_needed = 1, uses_anonymous_args = 0
 3537              		@ link register save eliminated.
 3538 11e0 80B4     		push	{r7}
 3539              	.LCFI153:
 3540              		.cfi_def_cfa_offset 4
 3541              		.cfi_offset 7, -4
 3542 11e2 83B0     		sub	sp, sp, #12
 3543              	.LCFI154:
 3544              		.cfi_def_cfa_offset 16
 3545 11e4 00AF     		add	r7, sp, #0
 3546              	.LCFI155:
 3547              		.cfi_def_cfa_register 7
 3548 11e6 7860     		str	r0, [r7, #4]
1954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
1955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 3549              		.loc 1 1955 0
 3550 11e8 7B68     		ldr	r3, [r7, #4]
 3551 11ea 4FF00002 		mov	r2, #0
 3552 11ee 1A80     		strh	r2, [r3, #0]	@ movhi
1956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 3553              		.loc 1 1956 0
 3554 11f0 7B68     		ldr	r3, [r7, #4]
 3555 11f2 4FF00002 		mov	r2, #0
 3556 11f6 5A80     		strh	r2, [r3, #2]	@ movhi
1957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 3557              		.loc 1 1957 0
 3558 11f8 7B68     		ldr	r3, [r7, #4]
 3559 11fa 4FF00102 		mov	r2, #1
 3560 11fe 9A80     		strh	r2, [r3, #4]	@ movhi
1958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 3561              		.loc 1 1958 0
 3562 1200 7B68     		ldr	r3, [r7, #4]
 3563 1202 4FF00002 		mov	r2, #0
 3564 1206 DA80     		strh	r2, [r3, #6]	@ movhi
1959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 3565              		.loc 1 1959 0
 3566 1208 7B68     		ldr	r3, [r7, #4]
 3567 120a 4FF00002 		mov	r2, #0
 3568 120e 1A81     		strh	r2, [r3, #8]	@ movhi
1960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3569              		.loc 1 1960 0
 3570 1210 07F10C07 		add	r7, r7, #12
 3571 1214 BD46     		mov	sp, r7
 3572 1216 80BC     		pop	{r7}
 3573 1218 7047     		bx	lr
 3574              		.cfi_endproc
 3575              	.LFE161:
 3577 121a 00BF     		.align	2
 3578              		.global	TIM_PWMIConfig
 3579              		.thumb
 3580              		.thumb_func
 3582              	TIM_PWMIConfig:
 3583              	.LFB162:
1961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
1963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIM peripheral according to the specified parameters
1964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         in the TIM_ICInitStruct to measure an external PWM signal.
1965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5,8, 9 or 12 to select the TIM 
1966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
1967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
1968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         the configuration information for the specified TIM peripheral.
1969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
1970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
1971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
1972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3584              		.loc 1 1972 0
 3585              		.cfi_startproc
 3586              		@ args = 0, pretend = 0, frame = 16
 3587              		@ frame_needed = 1, uses_anonymous_args = 0
 3588 121c 80B5     		push	{r7, lr}
 3589              	.LCFI156:
 3590              		.cfi_def_cfa_offset 8
 3591              		.cfi_offset 7, -8
 3592              		.cfi_offset 14, -4
 3593 121e 84B0     		sub	sp, sp, #16
 3594              	.LCFI157:
 3595              		.cfi_def_cfa_offset 24
 3596 1220 00AF     		add	r7, sp, #0
 3597              	.LCFI158:
 3598              		.cfi_def_cfa_register 7
 3599 1222 7860     		str	r0, [r7, #4]
 3600 1224 3960     		str	r1, [r7, #0]
1973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 3601              		.loc 1 1973 0
 3602 1226 4FF00003 		mov	r3, #0
 3603 122a FB81     		strh	r3, [r7, #14]	@ movhi
1974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 3604              		.loc 1 1974 0
 3605 122c 4FF00103 		mov	r3, #1
 3606 1230 BB81     		strh	r3, [r7, #12]	@ movhi
1975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
1977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
1979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Opposite Input Polarity */
1980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 3607              		.loc 1 1980 0
 3608 1232 3B68     		ldr	r3, [r7, #0]
 3609 1234 5B88     		ldrh	r3, [r3, #2]
 3610 1236 002B     		cmp	r3, #0
 3611 1238 03D1     		bne	.L110
1981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 3612              		.loc 1 1982 0
 3613 123a 4FF00203 		mov	r3, #2
 3614 123e FB81     		strh	r3, [r7, #14]	@ movhi
 3615 1240 02E0     		b	.L111
 3616              	.L110:
1983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 3617              		.loc 1 1986 0
 3618 1242 4FF00003 		mov	r3, #0
 3619 1246 FB81     		strh	r3, [r7, #14]	@ movhi
 3620              	.L111:
1987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Opposite Input */
1989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 3621              		.loc 1 1989 0
 3622 1248 3B68     		ldr	r3, [r7, #0]
 3623 124a 9B88     		ldrh	r3, [r3, #4]
 3624 124c 012B     		cmp	r3, #1
 3625 124e 03D1     		bne	.L112
1990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 3626              		.loc 1 1991 0
 3627 1250 4FF00203 		mov	r3, #2
 3628 1254 BB81     		strh	r3, [r7, #12]	@ movhi
 3629 1256 02E0     		b	.L113
 3630              	.L112:
1992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
1994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 3631              		.loc 1 1995 0
 3632 1258 4FF00103 		mov	r3, #1
 3633 125c BB81     		strh	r3, [r7, #12]	@ movhi
 3634              	.L113:
1996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
1997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 3635              		.loc 1 1997 0
 3636 125e 3B68     		ldr	r3, [r7, #0]
 3637 1260 1B88     		ldrh	r3, [r3, #0]
 3638 1262 002B     		cmp	r3, #0
 3639 1264 1CD1     		bne	.L114
1998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
1999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
2000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 3640              		.loc 1 2000 0
 3641 1266 3B68     		ldr	r3, [r7, #0]
 3642 1268 5988     		ldrh	r1, [r3, #2]
 3643 126a 3B68     		ldr	r3, [r7, #0]
 3644 126c 9A88     		ldrh	r2, [r3, #4]
2001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3645              		.loc 1 2001 0
 3646 126e 3B68     		ldr	r3, [r7, #0]
2000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 3647              		.loc 1 2000 0
 3648 1270 1B89     		ldrh	r3, [r3, #8]
 3649 1272 7868     		ldr	r0, [r7, #4]
 3650 1274 00F036FC 		bl	TI1_Config
2002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3651              		.loc 1 2003 0
 3652 1278 3B68     		ldr	r3, [r7, #0]
 3653 127a DB88     		ldrh	r3, [r3, #6]
 3654 127c 7868     		ldr	r0, [r7, #4]
 3655 127e 1946     		mov	r1, r3
 3656 1280 FFF7FEFF 		bl	TIM_SetIC1Prescaler
2004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
2005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 3657              		.loc 1 2005 0
 3658 1284 3B68     		ldr	r3, [r7, #0]
 3659 1286 1B89     		ldrh	r3, [r3, #8]
 3660 1288 F989     		ldrh	r1, [r7, #14]
 3661 128a BA89     		ldrh	r2, [r7, #12]
 3662 128c 7868     		ldr	r0, [r7, #4]
 3663 128e 00F069FC 		bl	TI2_Config
2006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3664              		.loc 1 2007 0
 3665 1292 3B68     		ldr	r3, [r7, #0]
 3666 1294 DB88     		ldrh	r3, [r3, #6]
 3667 1296 7868     		ldr	r0, [r7, #4]
 3668 1298 1946     		mov	r1, r3
 3669 129a FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3670 129e 1BE0     		b	.L109
 3671              	.L114:
2008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   { 
2011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI2 Configuration */
2012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 3672              		.loc 1 2012 0
 3673 12a0 3B68     		ldr	r3, [r7, #0]
 3674 12a2 5988     		ldrh	r1, [r3, #2]
 3675 12a4 3B68     		ldr	r3, [r7, #0]
 3676 12a6 9A88     		ldrh	r2, [r3, #4]
2013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 3677              		.loc 1 2013 0
 3678 12a8 3B68     		ldr	r3, [r7, #0]
2012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 3679              		.loc 1 2012 0
 3680 12aa 1B89     		ldrh	r3, [r3, #8]
 3681 12ac 7868     		ldr	r0, [r7, #4]
 3682 12ae 00F059FC 		bl	TI2_Config
2014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3683              		.loc 1 2015 0
 3684 12b2 3B68     		ldr	r3, [r7, #0]
 3685 12b4 DB88     		ldrh	r3, [r3, #6]
 3686 12b6 7868     		ldr	r0, [r7, #4]
 3687 12b8 1946     		mov	r1, r3
 3688 12ba FFF7FEFF 		bl	TIM_SetIC2Prescaler
2016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* TI1 Configuration */
2017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 3689              		.loc 1 2017 0
 3690 12be 3B68     		ldr	r3, [r7, #0]
 3691 12c0 1B89     		ldrh	r3, [r3, #8]
 3692 12c2 F989     		ldrh	r1, [r7, #14]
 3693 12c4 BA89     		ldrh	r2, [r7, #12]
 3694 12c6 7868     		ldr	r0, [r7, #4]
 3695 12c8 00F00CFC 		bl	TI1_Config
2018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the Input Capture Prescaler value */
2019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 3696              		.loc 1 2019 0
 3697 12cc 3B68     		ldr	r3, [r7, #0]
 3698 12ce DB88     		ldrh	r3, [r3, #6]
 3699 12d0 7868     		ldr	r0, [r7, #4]
 3700 12d2 1946     		mov	r1, r3
 3701 12d4 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3702              	.L109:
2020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3703              		.loc 1 2021 0
 3704 12d8 07F11007 		add	r7, r7, #16
 3705 12dc BD46     		mov	sp, r7
 3706 12de 80BD     		pop	{r7, pc}
 3707              		.cfi_endproc
 3708              	.LFE162:
 3710              		.align	2
 3711              		.global	TIM_GetCapture1
 3712              		.thumb
 3713              		.thumb_func
 3715              	TIM_GetCapture1:
 3716              	.LFB163:
2022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 1 Register value.
2027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3717              		.loc 1 2029 0
 3718              		.cfi_startproc
 3719              		@ args = 0, pretend = 0, frame = 8
 3720              		@ frame_needed = 1, uses_anonymous_args = 0
 3721              		@ link register save eliminated.
 3722 12e0 80B4     		push	{r7}
 3723              	.LCFI159:
 3724              		.cfi_def_cfa_offset 4
 3725              		.cfi_offset 7, -4
 3726 12e2 83B0     		sub	sp, sp, #12
 3727              	.LCFI160:
 3728              		.cfi_def_cfa_offset 16
 3729 12e4 00AF     		add	r7, sp, #0
 3730              	.LCFI161:
 3731              		.cfi_def_cfa_register 7
 3732 12e6 7860     		str	r0, [r7, #4]
2030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 1 Register value */
2034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR1;
 3733              		.loc 1 2034 0
 3734 12e8 7B68     		ldr	r3, [r7, #4]
 3735 12ea 5B6B     		ldr	r3, [r3, #52]
2035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3736              		.loc 1 2035 0
 3737 12ec 1846     		mov	r0, r3
 3738 12ee 07F10C07 		add	r7, r7, #12
 3739 12f2 BD46     		mov	sp, r7
 3740 12f4 80BC     		pop	{r7}
 3741 12f6 7047     		bx	lr
 3742              		.cfi_endproc
 3743              	.LFE163:
 3745              		.align	2
 3746              		.global	TIM_GetCapture2
 3747              		.thumb
 3748              		.thumb_func
 3750              	TIM_GetCapture2:
 3751              	.LFB164:
2036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 2 Register value.
2042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3752              		.loc 1 2044 0
 3753              		.cfi_startproc
 3754              		@ args = 0, pretend = 0, frame = 8
 3755              		@ frame_needed = 1, uses_anonymous_args = 0
 3756              		@ link register save eliminated.
 3757 12f8 80B4     		push	{r7}
 3758              	.LCFI162:
 3759              		.cfi_def_cfa_offset 4
 3760              		.cfi_offset 7, -4
 3761 12fa 83B0     		sub	sp, sp, #12
 3762              	.LCFI163:
 3763              		.cfi_def_cfa_offset 16
 3764 12fc 00AF     		add	r7, sp, #0
 3765              	.LCFI164:
 3766              		.cfi_def_cfa_register 7
 3767 12fe 7860     		str	r0, [r7, #4]
2045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 2 Register value */
2049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR2;
 3768              		.loc 1 2049 0
 3769 1300 7B68     		ldr	r3, [r7, #4]
 3770 1302 9B6B     		ldr	r3, [r3, #56]
2050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3771              		.loc 1 2050 0
 3772 1304 1846     		mov	r0, r3
 3773 1306 07F10C07 		add	r7, r7, #12
 3774 130a BD46     		mov	sp, r7
 3775 130c 80BC     		pop	{r7}
 3776 130e 7047     		bx	lr
 3777              		.cfi_endproc
 3778              	.LFE164:
 3780              		.align	2
 3781              		.global	TIM_GetCapture3
 3782              		.thumb
 3783              		.thumb_func
 3785              	TIM_GetCapture3:
 3786              	.LFB165:
2051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 3 Register value.
2056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3787              		.loc 1 2058 0
 3788              		.cfi_startproc
 3789              		@ args = 0, pretend = 0, frame = 8
 3790              		@ frame_needed = 1, uses_anonymous_args = 0
 3791              		@ link register save eliminated.
 3792 1310 80B4     		push	{r7}
 3793              	.LCFI165:
 3794              		.cfi_def_cfa_offset 4
 3795              		.cfi_offset 7, -4
 3796 1312 83B0     		sub	sp, sp, #12
 3797              	.LCFI166:
 3798              		.cfi_def_cfa_offset 16
 3799 1314 00AF     		add	r7, sp, #0
 3800              	.LCFI167:
 3801              		.cfi_def_cfa_register 7
 3802 1316 7860     		str	r0, [r7, #4]
2059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 3 Register value */
2063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR3;
 3803              		.loc 1 2063 0
 3804 1318 7B68     		ldr	r3, [r7, #4]
 3805 131a DB6B     		ldr	r3, [r3, #60]
2064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3806              		.loc 1 2064 0
 3807 131c 1846     		mov	r0, r3
 3808 131e 07F10C07 		add	r7, r7, #12
 3809 1322 BD46     		mov	sp, r7
 3810 1324 80BC     		pop	{r7}
 3811 1326 7047     		bx	lr
 3812              		.cfi_endproc
 3813              	.LFE165:
 3815              		.align	2
 3816              		.global	TIM_GetCapture4
 3817              		.thumb
 3818              		.thumb_func
 3820              	TIM_GetCapture4:
 3821              	.LFB166:
2065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval Capture Compare 4 Register value.
2070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3822              		.loc 1 2072 0
 3823              		.cfi_startproc
 3824              		@ args = 0, pretend = 0, frame = 8
 3825              		@ frame_needed = 1, uses_anonymous_args = 0
 3826              		@ link register save eliminated.
 3827 1328 80B4     		push	{r7}
 3828              	.LCFI168:
 3829              		.cfi_def_cfa_offset 4
 3830              		.cfi_offset 7, -4
 3831 132a 83B0     		sub	sp, sp, #12
 3832              	.LCFI169:
 3833              		.cfi_def_cfa_offset 16
 3834 132c 00AF     		add	r7, sp, #0
 3835              	.LCFI170:
 3836              		.cfi_def_cfa_register 7
 3837 132e 7860     		str	r0, [r7, #4]
2073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the Capture 4 Register value */
2077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return TIMx->CCR4;
 3838              		.loc 1 2077 0
 3839 1330 7B68     		ldr	r3, [r7, #4]
 3840 1332 1B6C     		ldr	r3, [r3, #64]
2078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3841              		.loc 1 2078 0
 3842 1334 1846     		mov	r0, r3
 3843 1336 07F10C07 		add	r7, r7, #12
 3844 133a BD46     		mov	sp, r7
 3845 133c 80BC     		pop	{r7}
 3846 133e 7047     		bx	lr
 3847              		.cfi_endproc
 3848              	.LFE166:
 3850              		.align	2
 3851              		.global	TIM_SetIC1Prescaler
 3852              		.thumb
 3853              		.thumb_func
 3855              	TIM_SetIC1Prescaler:
 3856              	.LFB167:
2079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
2083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3857              		.loc 1 2092 0
 3858              		.cfi_startproc
 3859              		@ args = 0, pretend = 0, frame = 8
 3860              		@ frame_needed = 1, uses_anonymous_args = 0
 3861              		@ link register save eliminated.
 3862 1340 80B4     		push	{r7}
 3863              	.LCFI171:
 3864              		.cfi_def_cfa_offset 4
 3865              		.cfi_offset 7, -4
 3866 1342 83B0     		sub	sp, sp, #12
 3867              	.LCFI172:
 3868              		.cfi_def_cfa_offset 16
 3869 1344 00AF     		add	r7, sp, #0
 3870              	.LCFI173:
 3871              		.cfi_def_cfa_register 7
 3872 1346 7860     		str	r0, [r7, #4]
 3873 1348 0B46     		mov	r3, r1
 3874 134a 7B80     		strh	r3, [r7, #2]	@ movhi
2093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC1PSC Bits */
2098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 3875              		.loc 1 2098 0
 3876 134c 7B68     		ldr	r3, [r7, #4]
 3877 134e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3878 1350 9BB2     		uxth	r3, r3
 3879 1352 23F00C03 		bic	r3, r3, #12
 3880 1356 9AB2     		uxth	r2, r3
 3881 1358 7B68     		ldr	r3, [r7, #4]
 3882 135a 1A83     		strh	r2, [r3, #24]	@ movhi
2099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC1PSC value */
2101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 3883              		.loc 1 2101 0
 3884 135c 7B68     		ldr	r3, [r7, #4]
 3885 135e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3886 1360 9AB2     		uxth	r2, r3
 3887 1362 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3888 1364 1343     		orrs	r3, r3, r2
 3889 1366 9AB2     		uxth	r2, r3
 3890 1368 7B68     		ldr	r3, [r7, #4]
 3891 136a 1A83     		strh	r2, [r3, #24]	@ movhi
2102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3892              		.loc 1 2102 0
 3893 136c 07F10C07 		add	r7, r7, #12
 3894 1370 BD46     		mov	sp, r7
 3895 1372 80BC     		pop	{r7}
 3896 1374 7047     		bx	lr
 3897              		.cfi_endproc
 3898              	.LFE167:
 3900 1376 00BF     		.align	2
 3901              		.global	TIM_SetIC2Prescaler
 3902              		.thumb
 3903              		.thumb_func
 3905              	TIM_SetIC2Prescaler:
 3906              	.LFB168:
2103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3907              		.loc 1 2117 0
 3908              		.cfi_startproc
 3909              		@ args = 0, pretend = 0, frame = 8
 3910              		@ frame_needed = 1, uses_anonymous_args = 0
 3911              		@ link register save eliminated.
 3912 1378 80B4     		push	{r7}
 3913              	.LCFI174:
 3914              		.cfi_def_cfa_offset 4
 3915              		.cfi_offset 7, -4
 3916 137a 83B0     		sub	sp, sp, #12
 3917              	.LCFI175:
 3918              		.cfi_def_cfa_offset 16
 3919 137c 00AF     		add	r7, sp, #0
 3920              	.LCFI176:
 3921              		.cfi_def_cfa_register 7
 3922 137e 7860     		str	r0, [r7, #4]
 3923 1380 0B46     		mov	r3, r1
 3924 1382 7B80     		strh	r3, [r7, #2]	@ movhi
2118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC2PSC Bits */
2123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 3925              		.loc 1 2123 0
 3926 1384 7B68     		ldr	r3, [r7, #4]
 3927 1386 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3928 1388 9BB2     		uxth	r3, r3
 3929 138a 23F44063 		bic	r3, r3, #3072
 3930 138e 9AB2     		uxth	r2, r3
 3931 1390 7B68     		ldr	r3, [r7, #4]
 3932 1392 1A83     		strh	r2, [r3, #24]	@ movhi
2124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC2PSC value */
2126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 3933              		.loc 1 2126 0
 3934 1394 7B68     		ldr	r3, [r7, #4]
 3935 1396 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3936 1398 9AB2     		uxth	r2, r3
 3937 139a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3938 139c 4FEA0323 		lsl	r3, r3, #8
 3939 13a0 9BB2     		uxth	r3, r3
 3940 13a2 1343     		orrs	r3, r3, r2
 3941 13a4 9AB2     		uxth	r2, r3
 3942 13a6 7B68     		ldr	r3, [r7, #4]
 3943 13a8 1A83     		strh	r2, [r3, #24]	@ movhi
2127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3944              		.loc 1 2127 0
 3945 13aa 07F10C07 		add	r7, r7, #12
 3946 13ae BD46     		mov	sp, r7
 3947 13b0 80BC     		pop	{r7}
 3948 13b2 7047     		bx	lr
 3949              		.cfi_endproc
 3950              	.LFE168:
 3952              		.align	2
 3953              		.global	TIM_SetIC3Prescaler
 3954              		.thumb
 3955              		.thumb_func
 3957              	TIM_SetIC3Prescaler:
 3958              	.LFB169:
2128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 3959              		.loc 1 2141 0
 3960              		.cfi_startproc
 3961              		@ args = 0, pretend = 0, frame = 8
 3962              		@ frame_needed = 1, uses_anonymous_args = 0
 3963              		@ link register save eliminated.
 3964 13b4 80B4     		push	{r7}
 3965              	.LCFI177:
 3966              		.cfi_def_cfa_offset 4
 3967              		.cfi_offset 7, -4
 3968 13b6 83B0     		sub	sp, sp, #12
 3969              	.LCFI178:
 3970              		.cfi_def_cfa_offset 16
 3971 13b8 00AF     		add	r7, sp, #0
 3972              	.LCFI179:
 3973              		.cfi_def_cfa_register 7
 3974 13ba 7860     		str	r0, [r7, #4]
 3975 13bc 0B46     		mov	r3, r1
 3976 13be 7B80     		strh	r3, [r7, #2]	@ movhi
2142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC3PSC Bits */
2147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 3977              		.loc 1 2147 0
 3978 13c0 7B68     		ldr	r3, [r7, #4]
 3979 13c2 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3980 13c4 9BB2     		uxth	r3, r3
 3981 13c6 23F00C03 		bic	r3, r3, #12
 3982 13ca 9AB2     		uxth	r2, r3
 3983 13cc 7B68     		ldr	r3, [r7, #4]
 3984 13ce 9A83     		strh	r2, [r3, #28]	@ movhi
2148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC3PSC value */
2150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 3985              		.loc 1 2150 0
 3986 13d0 7B68     		ldr	r3, [r7, #4]
 3987 13d2 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3988 13d4 9AB2     		uxth	r2, r3
 3989 13d6 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3990 13d8 1343     		orrs	r3, r3, r2
 3991 13da 9AB2     		uxth	r2, r3
 3992 13dc 7B68     		ldr	r3, [r7, #4]
 3993 13de 9A83     		strh	r2, [r3, #28]	@ movhi
2151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 3994              		.loc 1 2151 0
 3995 13e0 07F10C07 		add	r7, r7, #12
 3996 13e4 BD46     		mov	sp, r7
 3997 13e6 80BC     		pop	{r7}
 3998 13e8 7047     		bx	lr
 3999              		.cfi_endproc
 4000              	.LFE169:
 4002 13ea 00BF     		.align	2
 4003              		.global	TIM_SetIC4Prescaler
 4004              		.thumb
 4005              		.thumb_func
 4007              	TIM_SetIC4Prescaler:
 4008              	.LFB170:
2152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV1: no prescaler
2159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {  
 4009              		.loc 1 2165 0
 4010              		.cfi_startproc
 4011              		@ args = 0, pretend = 0, frame = 8
 4012              		@ frame_needed = 1, uses_anonymous_args = 0
 4013              		@ link register save eliminated.
 4014 13ec 80B4     		push	{r7}
 4015              	.LCFI180:
 4016              		.cfi_def_cfa_offset 4
 4017              		.cfi_offset 7, -4
 4018 13ee 83B0     		sub	sp, sp, #12
 4019              	.LCFI181:
 4020              		.cfi_def_cfa_offset 16
 4021 13f0 00AF     		add	r7, sp, #0
 4022              	.LCFI182:
 4023              		.cfi_def_cfa_register 7
 4024 13f2 7860     		str	r0, [r7, #4]
 4025 13f4 0B46     		mov	r3, r1
 4026 13f6 7B80     		strh	r3, [r7, #2]	@ movhi
2166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the IC4PSC Bits */
2171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 4027              		.loc 1 2171 0
 4028 13f8 7B68     		ldr	r3, [r7, #4]
 4029 13fa 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 4030 13fc 9BB2     		uxth	r3, r3
 4031 13fe 23F44063 		bic	r3, r3, #3072
 4032 1402 9AB2     		uxth	r2, r3
 4033 1404 7B68     		ldr	r3, [r7, #4]
 4034 1406 9A83     		strh	r2, [r3, #28]	@ movhi
2172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the IC4PSC value */
2174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 4035              		.loc 1 2174 0
 4036 1408 7B68     		ldr	r3, [r7, #4]
 4037 140a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 4038 140c 9AB2     		uxth	r2, r3
 4039 140e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4040 1410 4FEA0323 		lsl	r3, r3, #8
 4041 1414 9BB2     		uxth	r3, r3
 4042 1416 1343     		orrs	r3, r3, r2
 4043 1418 9AB2     		uxth	r2, r3
 4044 141a 7B68     		ldr	r3, [r7, #4]
 4045 141c 9A83     		strh	r2, [r3, #28]	@ movhi
2175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4046              		.loc 1 2175 0
 4047 141e 07F10C07 		add	r7, r7, #12
 4048 1422 BD46     		mov	sp, r7
 4049 1424 80BC     		pop	{r7}
 4050 1426 7047     		bx	lr
 4051              		.cfi_endproc
 4052              	.LFE170:
 4054              		.align	2
 4055              		.global	TIM_BDTRConfig
 4056              		.thumb
 4057              		.thumb_func
 4059              	TIM_BDTRConfig:
 4060              	.LFB171:
2176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group4 Advanced-control timers (TIM1 and TIM8) specific features
2181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief   Advanced-control timers (TIM1 and TIM8) specific features
2182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           Advanced-control timers (TIM1 and TIM8) specific features
2186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
2189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use the Break feature
2190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
2191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        After configuring the Timer channel(s) in the appropriate Output Compare mode: 
2192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                          
2193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Fill the TIM_BDTRInitStruct with the desired parameters for the Timer
2194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           Break Polarity, dead time, Lock level, the OSSI/OSSR State and the 
2195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           AOE(automatic output enable).
2196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                
2197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Call TIM_BDTRConfig(TIMx, &TIM_BDTRInitStruct) to configure the Timer
2198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
2199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        3. Enable the Main Output using TIM_CtrlPWMOutputs(TIM1, ENABLE) 
2200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
2201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        4. Once the break even occurs, the Timer's output signals are put in reset
2202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           state or in a known state (according to the configuration made in
2203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           TIM_BDTRConfig() function).
2204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
2211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         and the AOE(automatic output enable).
2212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
2213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
2214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
2215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
2218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4061              		.loc 1 2218 0
 4062              		.cfi_startproc
 4063              		@ args = 0, pretend = 0, frame = 8
 4064              		@ frame_needed = 1, uses_anonymous_args = 0
 4065              		@ link register save eliminated.
 4066 1428 80B4     		push	{r7}
 4067              	.LCFI183:
 4068              		.cfi_def_cfa_offset 4
 4069              		.cfi_offset 7, -4
 4070 142a 83B0     		sub	sp, sp, #12
 4071              	.LCFI184:
 4072              		.cfi_def_cfa_offset 16
 4073 142c 00AF     		add	r7, sp, #0
 4074              	.LCFI185:
 4075              		.cfi_def_cfa_register 7
 4076 142e 7860     		str	r0, [r7, #4]
 4077 1430 3960     		str	r1, [r7, #0]
2219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
2222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
2223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
2224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
2225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
2226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
2227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
2229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4078              		.loc 1 2230 0
 4079 1432 3B68     		ldr	r3, [r7, #0]
 4080 1434 1A88     		ldrh	r2, [r3, #0]
 4081 1436 3B68     		ldr	r3, [r7, #0]
 4082 1438 5B88     		ldrh	r3, [r3, #2]
 4083 143a 1343     		orrs	r3, r3, r2
 4084 143c 9AB2     		uxth	r2, r3
2231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 4085              		.loc 1 2231 0
 4086 143e 3B68     		ldr	r3, [r7, #0]
 4087 1440 9B88     		ldrh	r3, [r3, #4]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4088              		.loc 1 2230 0
 4089 1442 1343     		orrs	r3, r3, r2
 4090 1444 9AB2     		uxth	r2, r3
 4091              		.loc 1 2231 0
 4092 1446 3B68     		ldr	r3, [r7, #0]
 4093 1448 DB88     		ldrh	r3, [r3, #6]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4094              		.loc 1 2230 0
 4095 144a 1343     		orrs	r3, r3, r2
 4096 144c 9AB2     		uxth	r2, r3
2232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 4097              		.loc 1 2232 0
 4098 144e 3B68     		ldr	r3, [r7, #0]
 4099 1450 1B89     		ldrh	r3, [r3, #8]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4100              		.loc 1 2230 0
 4101 1452 1343     		orrs	r3, r3, r2
 4102 1454 9AB2     		uxth	r2, r3
 4103              		.loc 1 2232 0
 4104 1456 3B68     		ldr	r3, [r7, #0]
 4105 1458 5B89     		ldrh	r3, [r3, #10]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4106              		.loc 1 2230 0
 4107 145a 1343     		orrs	r3, r3, r2
 4108 145c 9AB2     		uxth	r2, r3
2233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 4109              		.loc 1 2233 0
 4110 145e 3B68     		ldr	r3, [r7, #0]
 4111 1460 9B89     		ldrh	r3, [r3, #12]
2230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 4112              		.loc 1 2230 0
 4113 1462 1343     		orrs	r3, r3, r2
 4114 1464 9AB2     		uxth	r2, r3
 4115 1466 7B68     		ldr	r3, [r7, #4]
 4116 1468 A3F84420 		strh	r2, [r3, #68]	@ movhi
2234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4117              		.loc 1 2234 0
 4118 146c 07F10C07 		add	r7, r7, #12
 4119 1470 BD46     		mov	sp, r7
 4120 1472 80BC     		pop	{r7}
 4121 1474 7047     		bx	lr
 4122              		.cfi_endproc
 4123              	.LFE171:
 4125 1476 00BF     		.align	2
 4126              		.global	TIM_BDTRStructInit
 4127              		.thumb
 4128              		.thumb_func
 4130              	TIM_BDTRStructInit:
 4131              	.LFB172:
2235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
2238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
2239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         will be initialized.
2240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
2243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4132              		.loc 1 2243 0
 4133              		.cfi_startproc
 4134              		@ args = 0, pretend = 0, frame = 8
 4135              		@ frame_needed = 1, uses_anonymous_args = 0
 4136              		@ link register save eliminated.
 4137 1478 80B4     		push	{r7}
 4138              	.LCFI186:
 4139              		.cfi_def_cfa_offset 4
 4140              		.cfi_offset 7, -4
 4141 147a 83B0     		sub	sp, sp, #12
 4142              	.LCFI187:
 4143              		.cfi_def_cfa_offset 16
 4144 147c 00AF     		add	r7, sp, #0
 4145              	.LCFI188:
 4146              		.cfi_def_cfa_register 7
 4147 147e 7860     		str	r0, [r7, #4]
2244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the default configuration */
2245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 4148              		.loc 1 2245 0
 4149 1480 7B68     		ldr	r3, [r7, #4]
 4150 1482 4FF00002 		mov	r2, #0
 4151 1486 1A80     		strh	r2, [r3, #0]	@ movhi
2246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 4152              		.loc 1 2246 0
 4153 1488 7B68     		ldr	r3, [r7, #4]
 4154 148a 4FF00002 		mov	r2, #0
 4155 148e 5A80     		strh	r2, [r3, #2]	@ movhi
2247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 4156              		.loc 1 2247 0
 4157 1490 7B68     		ldr	r3, [r7, #4]
 4158 1492 4FF00002 		mov	r2, #0
 4159 1496 9A80     		strh	r2, [r3, #4]	@ movhi
2248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 4160              		.loc 1 2248 0
 4161 1498 7B68     		ldr	r3, [r7, #4]
 4162 149a 4FF00002 		mov	r2, #0
 4163 149e DA80     		strh	r2, [r3, #6]	@ movhi
2249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 4164              		.loc 1 2249 0
 4165 14a0 7B68     		ldr	r3, [r7, #4]
 4166 14a2 4FF00002 		mov	r2, #0
 4167 14a6 1A81     		strh	r2, [r3, #8]	@ movhi
2250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 4168              		.loc 1 2250 0
 4169 14a8 7B68     		ldr	r3, [r7, #4]
 4170 14aa 4FF00002 		mov	r2, #0
 4171 14ae 5A81     		strh	r2, [r3, #10]	@ movhi
2251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 4172              		.loc 1 2251 0
 4173 14b0 7B68     		ldr	r3, [r7, #4]
 4174 14b2 4FF00002 		mov	r2, #0
 4175 14b6 9A81     		strh	r2, [r3, #12]	@ movhi
2252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4176              		.loc 1 2252 0
 4177 14b8 07F10C07 		add	r7, r7, #12
 4178 14bc BD46     		mov	sp, r7
 4179 14be 80BC     		pop	{r7}
 4180 14c0 7047     		bx	lr
 4181              		.cfi_endproc
 4182              	.LFE172:
 4184 14c2 00BF     		.align	2
 4185              		.global	TIM_CtrlPWMOutputs
 4186              		.thumb
 4187              		.thumb_func
 4189              	TIM_CtrlPWMOutputs:
 4190              	.LFB173:
2253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
2256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIMx peripheral.
2257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
2258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
2262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4191              		.loc 1 2262 0
 4192              		.cfi_startproc
 4193              		@ args = 0, pretend = 0, frame = 8
 4194              		@ frame_needed = 1, uses_anonymous_args = 0
 4195              		@ link register save eliminated.
 4196 14c4 80B4     		push	{r7}
 4197              	.LCFI189:
 4198              		.cfi_def_cfa_offset 4
 4199              		.cfi_offset 7, -4
 4200 14c6 83B0     		sub	sp, sp, #12
 4201              	.LCFI190:
 4202              		.cfi_def_cfa_offset 16
 4203 14c8 00AF     		add	r7, sp, #0
 4204              	.LCFI191:
 4205              		.cfi_def_cfa_register 7
 4206 14ca 7860     		str	r0, [r7, #4]
 4207 14cc 0B46     		mov	r3, r1
 4208 14ce FB70     		strb	r3, [r7, #3]
2263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4209              		.loc 1 2267 0
 4210 14d0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4211 14d2 002B     		cmp	r3, #0
 4212 14d4 0CD0     		beq	.L131
2268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the TIM Main Output */
2270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 4213              		.loc 1 2270 0
 4214 14d6 7B68     		ldr	r3, [r7, #4]
 4215 14d8 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 4216 14dc 9BB2     		uxth	r3, r3
 4217 14de 6FEA4343 		mvn	r3, r3, lsl #17
 4218 14e2 6FEA5343 		mvn	r3, r3, lsr #17
 4219 14e6 9AB2     		uxth	r2, r3
 4220 14e8 7B68     		ldr	r3, [r7, #4]
 4221 14ea A3F84420 		strh	r2, [r3, #68]	@ movhi
 4222 14ee 0BE0     		b	.L130
 4223              	.L131:
2271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the TIM Main Output */
2275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 4224              		.loc 1 2275 0
 4225 14f0 7B68     		ldr	r3, [r7, #4]
 4226 14f2 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 4227 14f6 9BB2     		uxth	r3, r3
 4228 14f8 4FEA4343 		lsl	r3, r3, #17
 4229 14fc 4FEA5343 		lsr	r3, r3, #17
 4230 1500 9AB2     		uxth	r2, r3
 4231 1502 7B68     		ldr	r3, [r7, #4]
 4232 1504 A3F84420 		strh	r2, [r3, #68]	@ movhi
 4233              	.L130:
2276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }  
2277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4234              		.loc 1 2277 0
 4235 1508 07F10C07 		add	r7, r7, #12
 4236 150c BD46     		mov	sp, r7
 4237 150e 80BC     		pop	{r7}
 4238 1510 7047     		bx	lr
 4239              		.cfi_endproc
 4240              	.LFE173:
 4242 1512 00BF     		.align	2
 4243              		.global	TIM_SelectCOM
 4244              		.thumb
 4245              		.thumb_func
 4247              	TIM_SelectCOM:
 4248              	.LFB174:
2278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
2281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Commutation event.
2283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
2287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4249              		.loc 1 2287 0
 4250              		.cfi_startproc
 4251              		@ args = 0, pretend = 0, frame = 8
 4252              		@ frame_needed = 1, uses_anonymous_args = 0
 4253              		@ link register save eliminated.
 4254 1514 80B4     		push	{r7}
 4255              	.LCFI192:
 4256              		.cfi_def_cfa_offset 4
 4257              		.cfi_offset 7, -4
 4258 1516 83B0     		sub	sp, sp, #12
 4259              	.LCFI193:
 4260              		.cfi_def_cfa_offset 16
 4261 1518 00AF     		add	r7, sp, #0
 4262              	.LCFI194:
 4263              		.cfi_def_cfa_register 7
 4264 151a 7860     		str	r0, [r7, #4]
 4265 151c 0B46     		mov	r3, r1
 4266 151e FB70     		strb	r3, [r7, #3]
2288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4267              		.loc 1 2292 0
 4268 1520 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4269 1522 002B     		cmp	r3, #0
 4270 1524 08D0     		beq	.L134
2293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the COM Bit */
2295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 4271              		.loc 1 2295 0
 4272 1526 7B68     		ldr	r3, [r7, #4]
 4273 1528 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4274 152a 9BB2     		uxth	r3, r3
 4275 152c 43F00403 		orr	r3, r3, #4
 4276 1530 9AB2     		uxth	r2, r3
 4277 1532 7B68     		ldr	r3, [r7, #4]
 4278 1534 9A80     		strh	r2, [r3, #4]	@ movhi
 4279 1536 07E0     		b	.L133
 4280              	.L134:
2296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the COM Bit */
2300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 4281              		.loc 1 2300 0
 4282 1538 7B68     		ldr	r3, [r7, #4]
 4283 153a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4284 153c 9BB2     		uxth	r3, r3
 4285 153e 23F00403 		bic	r3, r3, #4
 4286 1542 9AB2     		uxth	r2, r3
 4287 1544 7B68     		ldr	r3, [r7, #4]
 4288 1546 9A80     		strh	r2, [r3, #4]	@ movhi
 4289              	.L133:
2301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4290              		.loc 1 2302 0
 4291 1548 07F10C07 		add	r7, r7, #12
 4292 154c BD46     		mov	sp, r7
 4293 154e 80BC     		pop	{r7}
 4294 1550 7047     		bx	lr
 4295              		.cfi_endproc
 4296              	.LFE174:
 4298 1552 00BF     		.align	2
 4299              		.global	TIM_CCPreloadControl
 4300              		.thumb
 4301              		.thumb_func
 4303              	TIM_CCPreloadControl:
 4304              	.LFB175:
2303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
2306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIMx peripheral
2307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
2308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
2312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 4305              		.loc 1 2312 0
 4306              		.cfi_startproc
 4307              		@ args = 0, pretend = 0, frame = 8
 4308              		@ frame_needed = 1, uses_anonymous_args = 0
 4309              		@ link register save eliminated.
 4310 1554 80B4     		push	{r7}
 4311              	.LCFI195:
 4312              		.cfi_def_cfa_offset 4
 4313              		.cfi_offset 7, -4
 4314 1556 83B0     		sub	sp, sp, #12
 4315              	.LCFI196:
 4316              		.cfi_def_cfa_offset 16
 4317 1558 00AF     		add	r7, sp, #0
 4318              	.LCFI197:
 4319              		.cfi_def_cfa_register 7
 4320 155a 7860     		str	r0, [r7, #4]
 4321 155c 0B46     		mov	r3, r1
 4322 155e FB70     		strb	r3, [r7, #3]
2313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
2315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4323              		.loc 1 2316 0
 4324 1560 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4325 1562 002B     		cmp	r3, #0
 4326 1564 08D0     		beq	.L137
2317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the CCPC Bit */
2319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 4327              		.loc 1 2319 0
 4328 1566 7B68     		ldr	r3, [r7, #4]
 4329 1568 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4330 156a 9BB2     		uxth	r3, r3
 4331 156c 43F00103 		orr	r3, r3, #1
 4332 1570 9AB2     		uxth	r2, r3
 4333 1572 7B68     		ldr	r3, [r7, #4]
 4334 1574 9A80     		strh	r2, [r3, #4]	@ movhi
 4335 1576 07E0     		b	.L136
 4336              	.L137:
2320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the CCPC Bit */
2324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 4337              		.loc 1 2324 0
 4338 1578 7B68     		ldr	r3, [r7, #4]
 4339 157a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4340 157c 9BB2     		uxth	r3, r3
 4341 157e 23F00103 		bic	r3, r3, #1
 4342 1582 9AB2     		uxth	r2, r3
 4343 1584 7B68     		ldr	r3, [r7, #4]
 4344 1586 9A80     		strh	r2, [r3, #4]	@ movhi
 4345              	.L136:
2325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4346              		.loc 1 2326 0
 4347 1588 07F10C07 		add	r7, r7, #12
 4348 158c BD46     		mov	sp, r7
 4349 158e 80BC     		pop	{r7}
 4350 1590 7047     		bx	lr
 4351              		.cfi_endproc
 4352              	.LFE175:
 4354 1592 00BF     		.align	2
 4355              		.global	TIM_ITConfig
 4356              		.thumb
 4357              		.thumb_func
 4359              	TIM_ITConfig:
 4360              	.LFB176:
2327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group5 Interrupts DMA and flags management functions
2332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Interrupts, DMA and flags management functions 
2333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                  Interrupts, DMA and flags management functions
2337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
2345:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIMx peripheral.
2346:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
2347:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2348:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2349:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2350:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2351:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2352:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2353:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2354:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2355:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2356:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  
2357:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   For TIM6 and TIM7 only the parameter TIM_IT_Update can be used
2358:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   For TIM9 and TIM12 only one of the following parameters can be used: TIM_IT_Update,
2359:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          TIM_IT_CC1, TIM_IT_CC2 or TIM_IT_Trigger. 
2360:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   For TIM10, TIM11, TIM13 and TIM14 only one of the following parameters can
2361:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          be used: TIM_IT_Update or TIM_IT_CC1   
2362:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break can be used only with TIM1 and TIM8 
2363:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *        
2364:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIM interrupts.
2365:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2366:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2367:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2368:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
2369:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {  
 4361              		.loc 1 2369 0
 4362              		.cfi_startproc
 4363              		@ args = 0, pretend = 0, frame = 8
 4364              		@ frame_needed = 1, uses_anonymous_args = 0
 4365              		@ link register save eliminated.
 4366 1594 80B4     		push	{r7}
 4367              	.LCFI198:
 4368              		.cfi_def_cfa_offset 4
 4369              		.cfi_offset 7, -4
 4370 1596 83B0     		sub	sp, sp, #12
 4371              	.LCFI199:
 4372              		.cfi_def_cfa_offset 16
 4373 1598 00AF     		add	r7, sp, #0
 4374              	.LCFI200:
 4375              		.cfi_def_cfa_register 7
 4376 159a 7860     		str	r0, [r7, #4]
 4377 159c 1346     		mov	r3, r2
 4378 159e 0A46     		mov	r2, r1	@ movhi
 4379 15a0 7A80     		strh	r2, [r7, #2]	@ movhi
 4380 15a2 7B70     		strb	r3, [r7, #1]
2370:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2371:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2372:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2373:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2374:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2375:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4381              		.loc 1 2375 0
 4382 15a4 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 4383 15a6 002B     		cmp	r3, #0
 4384 15a8 08D0     		beq	.L140
2376:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2377:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the Interrupt sources */
2378:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_IT;
 4385              		.loc 1 2378 0
 4386 15aa 7B68     		ldr	r3, [r7, #4]
 4387 15ac 9B89     		ldrh	r3, [r3, #12]	@ movhi
 4388 15ae 9AB2     		uxth	r2, r3
 4389 15b0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4390 15b2 1343     		orrs	r3, r3, r2
 4391 15b4 9AB2     		uxth	r2, r3
 4392 15b6 7B68     		ldr	r3, [r7, #4]
 4393 15b8 9A81     		strh	r2, [r3, #12]	@ movhi
 4394 15ba 0AE0     		b	.L139
 4395              	.L140:
2379:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2380:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2381:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2382:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the Interrupt sources */
2383:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 4396              		.loc 1 2383 0
 4397 15bc 7B68     		ldr	r3, [r7, #4]
 4398 15be 9B89     		ldrh	r3, [r3, #12]	@ movhi
 4399 15c0 9AB2     		uxth	r2, r3
 4400 15c2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4401 15c4 6FEA0303 		mvn	r3, r3
 4402 15c8 9BB2     		uxth	r3, r3
 4403 15ca 1340     		ands	r3, r3, r2
 4404 15cc 9AB2     		uxth	r2, r3
 4405 15ce 7B68     		ldr	r3, [r7, #4]
 4406 15d0 9A81     		strh	r2, [r3, #12]	@ movhi
 4407              	.L139:
2384:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2385:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4408              		.loc 1 2385 0
 4409 15d2 07F10C07 		add	r7, r7, #12
 4410 15d6 BD46     		mov	sp, r7
 4411 15d8 80BC     		pop	{r7}
 4412 15da 7047     		bx	lr
 4413              		.cfi_endproc
 4414              	.LFE176:
 4416              		.align	2
 4417              		.global	TIM_GenerateEvent
 4418              		.thumb
 4419              		.thumb_func
 4421              	TIM_GenerateEvent:
 4422              	.LFB177:
2386:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2387:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2388:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
2389:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2390:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_EventSource: specifies the event source.
2391:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one or more of the following values:	   
2392:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Update: Timer update Event source
2393:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
2394:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
2395:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
2396:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
2397:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_COM: Timer COM event source  
2398:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Trigger: Timer Trigger Event source
2399:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EventSource_Break: Timer Break event source
2400:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * 
2401:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can only generate an update event. 
2402:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
2403:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *        
2404:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2405:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2406:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
2407:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 4423              		.loc 1 2407 0
 4424              		.cfi_startproc
 4425              		@ args = 0, pretend = 0, frame = 8
 4426              		@ frame_needed = 1, uses_anonymous_args = 0
 4427              		@ link register save eliminated.
 4428 15dc 80B4     		push	{r7}
 4429              	.LCFI201:
 4430              		.cfi_def_cfa_offset 4
 4431              		.cfi_offset 7, -4
 4432 15de 83B0     		sub	sp, sp, #12
 4433              	.LCFI202:
 4434              		.cfi_def_cfa_offset 16
 4435 15e0 00AF     		add	r7, sp, #0
 4436              	.LCFI203:
 4437              		.cfi_def_cfa_register 7
 4438 15e2 7860     		str	r0, [r7, #4]
 4439 15e4 0B46     		mov	r3, r1
 4440 15e6 7B80     		strh	r3, [r7, #2]	@ movhi
2408:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2409:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2410:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
2411:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  
2412:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the event sources */
2413:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->EGR = TIM_EventSource;
 4441              		.loc 1 2413 0
 4442 15e8 7B68     		ldr	r3, [r7, #4]
 4443 15ea 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4444 15ec 9A82     		strh	r2, [r3, #20]	@ movhi
2414:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4445              		.loc 1 2414 0
 4446 15ee 07F10C07 		add	r7, r7, #12
 4447 15f2 BD46     		mov	sp, r7
 4448 15f4 80BC     		pop	{r7}
 4449 15f6 7047     		bx	lr
 4450              		.cfi_endproc
 4451              	.LFE177:
 4453              		.align	2
 4454              		.global	TIM_GetFlagStatus
 4455              		.thumb
 4456              		.thumb_func
 4458              	TIM_GetFlagStatus:
 4459              	.LFB178:
2415:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2416:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2417:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2418:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2419:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2420:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2421:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2422:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2423:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2424:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2425:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2426:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2427:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2428:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2429:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2430:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2431:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2432:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2433:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2434:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2435:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
2436:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2437:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2438:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2439:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2440:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 4460              		.loc 1 2440 0
 4461              		.cfi_startproc
 4462              		@ args = 0, pretend = 0, frame = 16
 4463              		@ frame_needed = 1, uses_anonymous_args = 0
 4464              		@ link register save eliminated.
 4465 15f8 80B4     		push	{r7}
 4466              	.LCFI204:
 4467              		.cfi_def_cfa_offset 4
 4468              		.cfi_offset 7, -4
 4469 15fa 85B0     		sub	sp, sp, #20
 4470              	.LCFI205:
 4471              		.cfi_def_cfa_offset 24
 4472 15fc 00AF     		add	r7, sp, #0
 4473              	.LCFI206:
 4474              		.cfi_def_cfa_register 7
 4475 15fe 7860     		str	r0, [r7, #4]
 4476 1600 0B46     		mov	r3, r1
 4477 1602 7B80     		strh	r3, [r7, #2]	@ movhi
2441:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4478              		.loc 1 2441 0
 4479 1604 4FF00003 		mov	r3, #0
 4480 1608 FB73     		strb	r3, [r7, #15]
2442:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2443:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2444:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2445:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2446:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2447:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 4481              		.loc 1 2447 0
 4482 160a 7B68     		ldr	r3, [r7, #4]
 4483 160c 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 4484 160e 9AB2     		uxth	r2, r3
 4485 1610 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4486 1612 1340     		ands	r3, r3, r2
 4487 1614 9BB2     		uxth	r3, r3
 4488 1616 002B     		cmp	r3, #0
 4489 1618 03D0     		beq	.L144
2448:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2449:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = SET;
 4490              		.loc 1 2449 0
 4491 161a 4FF00103 		mov	r3, #1
 4492 161e FB73     		strb	r3, [r7, #15]
 4493 1620 02E0     		b	.L145
 4494              	.L144:
2450:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2451:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2452:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2453:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = RESET;
 4495              		.loc 1 2453 0
 4496 1622 4FF00003 		mov	r3, #0
 4497 1626 FB73     		strb	r3, [r7, #15]
 4498              	.L145:
2454:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2455:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return bitstatus;
 4499              		.loc 1 2455 0
 4500 1628 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2456:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4501              		.loc 1 2456 0
 4502 162a 1846     		mov	r0, r3
 4503 162c 07F11407 		add	r7, r7, #20
 4504 1630 BD46     		mov	sp, r7
 4505 1632 80BC     		pop	{r7}
 4506 1634 7047     		bx	lr
 4507              		.cfi_endproc
 4508              	.LFE178:
 4510 1636 00BF     		.align	2
 4511              		.global	TIM_ClearFlag
 4512              		.thumb
 4513              		.thumb_func
 4515              	TIM_ClearFlag:
 4516              	.LFB179:
2457:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2458:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2459:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's pending flags.
2460:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2461:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2462:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2463:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Update: TIM update Flag
2464:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2465:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2466:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2467:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2468:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_COM: TIM Commutation Flag
2469:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Trigger: TIM Trigger Flag
2470:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_Break: TIM Break Flag
2471:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 over capture Flag
2472:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 over capture Flag
2473:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 over capture Flag
2474:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 over capture Flag
2475:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2476:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can have only one update flag. 
2477:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
2478:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *    
2479:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2480:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2481:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2482:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {  
 4517              		.loc 1 2482 0
 4518              		.cfi_startproc
 4519              		@ args = 0, pretend = 0, frame = 8
 4520              		@ frame_needed = 1, uses_anonymous_args = 0
 4521              		@ link register save eliminated.
 4522 1638 80B4     		push	{r7}
 4523              	.LCFI207:
 4524              		.cfi_def_cfa_offset 4
 4525              		.cfi_offset 7, -4
 4526 163a 83B0     		sub	sp, sp, #12
 4527              	.LCFI208:
 4528              		.cfi_def_cfa_offset 16
 4529 163c 00AF     		add	r7, sp, #0
 4530              	.LCFI209:
 4531              		.cfi_def_cfa_register 7
 4532 163e 7860     		str	r0, [r7, #4]
 4533 1640 0B46     		mov	r3, r1
 4534 1642 7B80     		strh	r3, [r7, #2]	@ movhi
2483:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2484:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2485:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
2486:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Clear the flags */
2487:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 4535              		.loc 1 2487 0
 4536 1644 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4537 1646 6FEA0303 		mvn	r3, r3
 4538 164a 9AB2     		uxth	r2, r3
 4539 164c 7B68     		ldr	r3, [r7, #4]
 4540 164e 1A82     		strh	r2, [r3, #16]	@ movhi
2488:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4541              		.loc 1 2488 0
 4542 1650 07F10C07 		add	r7, r7, #12
 4543 1654 BD46     		mov	sp, r7
 4544 1656 80BC     		pop	{r7}
 4545 1658 7047     		bx	lr
 4546              		.cfi_endproc
 4547              	.LFE179:
 4549 165a 00BF     		.align	2
 4550              		.global	TIM_GetITStatus
 4551              		.thumb
 4552              		.thumb_func
 4554              	TIM_GetITStatus:
 4555              	.LFB180:
2489:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2490:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2491:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2492:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2493:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2494:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2495:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM update Interrupt source
2496:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2497:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2498:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2499:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2500:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2501:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2502:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2503:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2504:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2505:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2506:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *     
2507:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2508:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2509:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2510:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4556              		.loc 1 2510 0
 4557              		.cfi_startproc
 4558              		@ args = 0, pretend = 0, frame = 16
 4559              		@ frame_needed = 1, uses_anonymous_args = 0
 4560              		@ link register save eliminated.
 4561 165c 80B4     		push	{r7}
 4562              	.LCFI210:
 4563              		.cfi_def_cfa_offset 4
 4564              		.cfi_offset 7, -4
 4565 165e 85B0     		sub	sp, sp, #20
 4566              	.LCFI211:
 4567              		.cfi_def_cfa_offset 24
 4568 1660 00AF     		add	r7, sp, #0
 4569              	.LCFI212:
 4570              		.cfi_def_cfa_register 7
 4571 1662 7860     		str	r0, [r7, #4]
 4572 1664 0B46     		mov	r3, r1
 4573 1666 7B80     		strh	r3, [r7, #2]	@ movhi
2511:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   ITStatus bitstatus = RESET;  
 4574              		.loc 1 2511 0
 4575 1668 4FF00003 		mov	r3, #0
 4576 166c FB73     		strb	r3, [r7, #15]
2512:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 4577              		.loc 1 2512 0
 4578 166e 4FF00003 		mov	r3, #0
 4579 1672 BB81     		strh	r3, [r7, #12]	@ movhi
 4580 1674 4FF00003 		mov	r3, #0
 4581 1678 7B81     		strh	r3, [r7, #10]	@ movhi
2513:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2514:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2515:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2516:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****    
2517:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 4582              		.loc 1 2517 0
 4583 167a 7B68     		ldr	r3, [r7, #4]
 4584 167c 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 4585 167e 9AB2     		uxth	r2, r3
 4586 1680 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4587 1682 1340     		ands	r3, r3, r2
 4588 1684 BB81     		strh	r3, [r7, #12]	@ movhi
2518:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2519:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 4589              		.loc 1 2519 0
 4590 1686 7B68     		ldr	r3, [r7, #4]
 4591 1688 9B89     		ldrh	r3, [r3, #12]	@ movhi
 4592 168a 9AB2     		uxth	r2, r3
 4593 168c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4594 168e 1340     		ands	r3, r3, r2
 4595 1690 7B81     		strh	r3, [r7, #10]	@ movhi
2520:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 4596              		.loc 1 2520 0
 4597 1692 BB89     		ldrh	r3, [r7, #12]
 4598 1694 002B     		cmp	r3, #0
 4599 1696 06D0     		beq	.L149
 4600              		.loc 1 2520 0 is_stmt 0 discriminator 1
 4601 1698 7B89     		ldrh	r3, [r7, #10]
 4602 169a 002B     		cmp	r3, #0
 4603 169c 03D0     		beq	.L149
2521:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2522:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = SET;
 4604              		.loc 1 2522 0 is_stmt 1
 4605 169e 4FF00103 		mov	r3, #1
 4606 16a2 FB73     		strb	r3, [r7, #15]
 4607 16a4 02E0     		b	.L150
 4608              	.L149:
2523:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2524:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2525:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2526:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     bitstatus = RESET;
 4609              		.loc 1 2526 0
 4610 16a6 4FF00003 		mov	r3, #0
 4611 16aa FB73     		strb	r3, [r7, #15]
 4612              	.L150:
2527:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2528:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   return bitstatus;
 4613              		.loc 1 2528 0
 4614 16ac FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2529:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4615              		.loc 1 2529 0
 4616 16ae 1846     		mov	r0, r3
 4617 16b0 07F11407 		add	r7, r7, #20
 4618 16b4 BD46     		mov	sp, r7
 4619 16b6 80BC     		pop	{r7}
 4620 16b8 7047     		bx	lr
 4621              		.cfi_endproc
 4622              	.LFE180:
 4624 16ba 00BF     		.align	2
 4625              		.global	TIM_ClearITPendingBit
 4626              		.thumb
 4627              		.thumb_func
 4629              	TIM_ClearITPendingBit:
 4630              	.LFB181:
2530:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2531:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2532:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2533:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
2534:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2535:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2536:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Update: TIM1 update Interrupt source
2537:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2538:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2539:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2540:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2541:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_COM: TIM Commutation Interrupt source
2542:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2543:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_IT_Break: TIM Break Interrupt source
2544:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2545:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM6 and TIM7 can generate only an update interrupt.
2546:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
2547:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *      
2548:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2549:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2550:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2551:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4631              		.loc 1 2551 0
 4632              		.cfi_startproc
 4633              		@ args = 0, pretend = 0, frame = 8
 4634              		@ frame_needed = 1, uses_anonymous_args = 0
 4635              		@ link register save eliminated.
 4636 16bc 80B4     		push	{r7}
 4637              	.LCFI213:
 4638              		.cfi_def_cfa_offset 4
 4639              		.cfi_offset 7, -4
 4640 16be 83B0     		sub	sp, sp, #12
 4641              	.LCFI214:
 4642              		.cfi_def_cfa_offset 16
 4643 16c0 00AF     		add	r7, sp, #0
 4644              	.LCFI215:
 4645              		.cfi_def_cfa_register 7
 4646 16c2 7860     		str	r0, [r7, #4]
 4647 16c4 0B46     		mov	r3, r1
 4648 16c6 7B80     		strh	r3, [r7, #2]	@ movhi
2552:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2553:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2554:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2555:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Clear the IT pending Bit */
2556:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 4649              		.loc 1 2556 0
 4650 16c8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4651 16ca 6FEA0303 		mvn	r3, r3
 4652 16ce 9AB2     		uxth	r2, r3
 4653 16d0 7B68     		ldr	r3, [r7, #4]
 4654 16d2 1A82     		strh	r2, [r3, #16]	@ movhi
2557:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4655              		.loc 1 2557 0
 4656 16d4 07F10C07 		add	r7, r7, #12
 4657 16d8 BD46     		mov	sp, r7
 4658 16da 80BC     		pop	{r7}
 4659 16dc 7047     		bx	lr
 4660              		.cfi_endproc
 4661              	.LFE181:
 4663 16de 00BF     		.align	2
 4664              		.global	TIM_DMAConfig
 4665              		.thumb
 4666              		.thumb_func
 4668              	TIM_DMAConfig:
 4669              	.LFB182:
2558:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2559:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2560:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx's DMA interface.
2561:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2562:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_DMABase: DMA Base address.
2563:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2564:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR1  
2565:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CR2
2566:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_SMCR
2567:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DIER
2568:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM1_DMABase_SR
2569:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_EGR
2570:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR1
2571:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCMR2
2572:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCER
2573:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CNT   
2574:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_PSC   
2575:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_ARR
2576:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_RCR
2577:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR1
2578:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR2
2579:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR3  
2580:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_CCR4
2581:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_BDTR
2582:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMABase_DCR
2583:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
2584:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
2585:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2586:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2587:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
2588:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4670              		.loc 1 2588 0
 4671              		.cfi_startproc
 4672              		@ args = 0, pretend = 0, frame = 8
 4673              		@ frame_needed = 1, uses_anonymous_args = 0
 4674              		@ link register save eliminated.
 4675 16e0 80B4     		push	{r7}
 4676              	.LCFI216:
 4677              		.cfi_def_cfa_offset 4
 4678              		.cfi_offset 7, -4
 4679 16e2 83B0     		sub	sp, sp, #12
 4680              	.LCFI217:
 4681              		.cfi_def_cfa_offset 16
 4682 16e4 00AF     		add	r7, sp, #0
 4683              	.LCFI218:
 4684              		.cfi_def_cfa_register 7
 4685 16e6 7860     		str	r0, [r7, #4]
 4686 16e8 1346     		mov	r3, r2
 4687 16ea 0A46     		mov	r2, r1	@ movhi
 4688 16ec 7A80     		strh	r2, [r7, #2]	@ movhi
 4689 16ee 3B80     		strh	r3, [r7, #0]	@ movhi
2589:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2590:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2591:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
2592:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
2593:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2594:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
2595:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 4690              		.loc 1 2595 0
 4691 16f0 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4692 16f2 3B88     		ldrh	r3, [r7, #0]	@ movhi
 4693 16f4 1343     		orrs	r3, r3, r2
 4694 16f6 9AB2     		uxth	r2, r3
 4695 16f8 7B68     		ldr	r3, [r7, #4]
 4696 16fa A3F84820 		strh	r2, [r3, #72]	@ movhi
2596:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4697              		.loc 1 2596 0
 4698 16fe 07F10C07 		add	r7, r7, #12
 4699 1702 BD46     		mov	sp, r7
 4700 1704 80BC     		pop	{r7}
 4701 1706 7047     		bx	lr
 4702              		.cfi_endproc
 4703              	.LFE182:
 4705              		.align	2
 4706              		.global	TIM_DMACmd
 4707              		.thumb
 4708              		.thumb_func
 4710              	TIM_DMACmd:
 4711              	.LFB183:
2597:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2598:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2599:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
2600:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2601:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
2602:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be any combination of the following values:
2603:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Update: TIM update Interrupt source
2604:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
2605:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
2606:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
2607:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
2608:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_COM: TIM Commutation DMA source
2609:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_DMA_Trigger: TIM Trigger DMA source
2610:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the DMA Request sources.
2611:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2612:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2613:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2614:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
2615:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** { 
 4712              		.loc 1 2615 0
 4713              		.cfi_startproc
 4714              		@ args = 0, pretend = 0, frame = 8
 4715              		@ frame_needed = 1, uses_anonymous_args = 0
 4716              		@ link register save eliminated.
 4717 1708 80B4     		push	{r7}
 4718              	.LCFI219:
 4719              		.cfi_def_cfa_offset 4
 4720              		.cfi_offset 7, -4
 4721 170a 83B0     		sub	sp, sp, #12
 4722              	.LCFI220:
 4723              		.cfi_def_cfa_offset 16
 4724 170c 00AF     		add	r7, sp, #0
 4725              	.LCFI221:
 4726              		.cfi_def_cfa_register 7
 4727 170e 7860     		str	r0, [r7, #4]
 4728 1710 1346     		mov	r3, r2
 4729 1712 0A46     		mov	r2, r1	@ movhi
 4730 1714 7A80     		strh	r2, [r7, #2]	@ movhi
 4731 1716 7B70     		strb	r3, [r7, #1]
2616:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2617:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
2618:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
2619:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2620:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2621:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4732              		.loc 1 2621 0
 4733 1718 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 4734 171a 002B     		cmp	r3, #0
 4735 171c 08D0     		beq	.L155
2622:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2623:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Enable the DMA sources */
2624:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 4736              		.loc 1 2624 0
 4737 171e 7B68     		ldr	r3, [r7, #4]
 4738 1720 9B89     		ldrh	r3, [r3, #12]	@ movhi
 4739 1722 9AB2     		uxth	r2, r3
 4740 1724 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4741 1726 1343     		orrs	r3, r3, r2
 4742 1728 9AB2     		uxth	r2, r3
 4743 172a 7B68     		ldr	r3, [r7, #4]
 4744 172c 9A81     		strh	r2, [r3, #12]	@ movhi
 4745 172e 0AE0     		b	.L154
 4746              	.L155:
2625:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2626:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2627:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2628:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Disable the DMA sources */
2629:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 4747              		.loc 1 2629 0
 4748 1730 7B68     		ldr	r3, [r7, #4]
 4749 1732 9B89     		ldrh	r3, [r3, #12]	@ movhi
 4750 1734 9AB2     		uxth	r2, r3
 4751 1736 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4752 1738 6FEA0303 		mvn	r3, r3
 4753 173c 9BB2     		uxth	r3, r3
 4754 173e 1340     		ands	r3, r3, r2
 4755 1740 9AB2     		uxth	r2, r3
 4756 1742 7B68     		ldr	r3, [r7, #4]
 4757 1744 9A81     		strh	r2, [r3, #12]	@ movhi
 4758              	.L154:
2630:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2631:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4759              		.loc 1 2631 0
 4760 1746 07F10C07 		add	r7, r7, #12
 4761 174a BD46     		mov	sp, r7
 4762 174c 80BC     		pop	{r7}
 4763 174e 7047     		bx	lr
 4764              		.cfi_endproc
 4765              	.LFE183:
 4767              		.align	2
 4768              		.global	TIM_SelectCCDMA
 4769              		.thumb
 4770              		.thumb_func
 4772              	TIM_SelectCCDMA:
 4773              	.LFB184:
2632:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2633:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2634:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
2635:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2636:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
2637:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
2638:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2639:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2640:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
2641:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4774              		.loc 1 2641 0
 4775              		.cfi_startproc
 4776              		@ args = 0, pretend = 0, frame = 8
 4777              		@ frame_needed = 1, uses_anonymous_args = 0
 4778              		@ link register save eliminated.
 4779 1750 80B4     		push	{r7}
 4780              	.LCFI222:
 4781              		.cfi_def_cfa_offset 4
 4782              		.cfi_offset 7, -4
 4783 1752 83B0     		sub	sp, sp, #12
 4784              	.LCFI223:
 4785              		.cfi_def_cfa_offset 16
 4786 1754 00AF     		add	r7, sp, #0
 4787              	.LCFI224:
 4788              		.cfi_def_cfa_register 7
 4789 1756 7860     		str	r0, [r7, #4]
 4790 1758 0B46     		mov	r3, r1
 4791 175a FB70     		strb	r3, [r7, #3]
2642:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2643:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2644:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2645:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2646:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 4792              		.loc 1 2646 0
 4793 175c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4794 175e 002B     		cmp	r3, #0
 4795 1760 08D0     		beq	.L158
2647:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2648:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the CCDS Bit */
2649:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 4796              		.loc 1 2649 0
 4797 1762 7B68     		ldr	r3, [r7, #4]
 4798 1764 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4799 1766 9BB2     		uxth	r3, r3
 4800 1768 43F00803 		orr	r3, r3, #8
 4801 176c 9AB2     		uxth	r2, r3
 4802 176e 7B68     		ldr	r3, [r7, #4]
 4803 1770 9A80     		strh	r2, [r3, #4]	@ movhi
 4804 1772 07E0     		b	.L157
 4805              	.L158:
2650:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2651:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2652:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2653:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the CCDS Bit */
2654:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 4806              		.loc 1 2654 0
 4807 1774 7B68     		ldr	r3, [r7, #4]
 4808 1776 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4809 1778 9BB2     		uxth	r3, r3
 4810 177a 23F00803 		bic	r3, r3, #8
 4811 177e 9AB2     		uxth	r2, r3
 4812 1780 7B68     		ldr	r3, [r7, #4]
 4813 1782 9A80     		strh	r2, [r3, #4]	@ movhi
 4814              	.L157:
2655:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2656:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4815              		.loc 1 2656 0
 4816 1784 07F10C07 		add	r7, r7, #12
 4817 1788 BD46     		mov	sp, r7
 4818 178a 80BC     		pop	{r7}
 4819 178c 7047     		bx	lr
 4820              		.cfi_endproc
 4821              	.LFE184:
 4823 178e 00BF     		.align	2
 4824              		.global	TIM_InternalClockConfig
 4825              		.thumb
 4826              		.thumb_func
 4828              	TIM_InternalClockConfig:
 4829              	.LFB185:
2657:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2658:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2659:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2660:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2661:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group6 Clocks management functions
2662:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Clocks management functions
2663:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2664:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2665:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2666:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                          Clocks management functions
2667:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2668:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2669:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2670:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2671:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2672:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2673:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2674:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx internal Clock
2675:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2676:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2677:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2678:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2679:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
2680:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4830              		.loc 1 2680 0
 4831              		.cfi_startproc
 4832              		@ args = 0, pretend = 0, frame = 8
 4833              		@ frame_needed = 1, uses_anonymous_args = 0
 4834              		@ link register save eliminated.
 4835 1790 80B4     		push	{r7}
 4836              	.LCFI225:
 4837              		.cfi_def_cfa_offset 4
 4838              		.cfi_offset 7, -4
 4839 1792 83B0     		sub	sp, sp, #12
 4840              	.LCFI226:
 4841              		.cfi_def_cfa_offset 16
 4842 1794 00AF     		add	r7, sp, #0
 4843              	.LCFI227:
 4844              		.cfi_def_cfa_register 7
 4845 1796 7860     		str	r0, [r7, #4]
2681:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2682:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2683:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2684:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
2685:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 4846              		.loc 1 2685 0
 4847 1798 7B68     		ldr	r3, [r7, #4]
 4848 179a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4849 179c 9BB2     		uxth	r3, r3
 4850 179e 23F00703 		bic	r3, r3, #7
 4851 17a2 9AB2     		uxth	r2, r3
 4852 17a4 7B68     		ldr	r3, [r7, #4]
 4853 17a6 1A81     		strh	r2, [r3, #8]	@ movhi
2686:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4854              		.loc 1 2686 0
 4855 17a8 07F10C07 		add	r7, r7, #12
 4856 17ac BD46     		mov	sp, r7
 4857 17ae 80BC     		pop	{r7}
 4858 17b0 7047     		bx	lr
 4859              		.cfi_endproc
 4860              	.LFE185:
 4862 17b2 00BF     		.align	2
 4863              		.global	TIM_ITRxExternalClockConfig
 4864              		.thumb
 4865              		.thumb_func
 4867              	TIM_ITRxExternalClockConfig:
 4868              	.LFB186:
2687:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2688:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2689:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
2690:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
2691:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
2692:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: Trigger source.
2693:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2694:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2695:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2696:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2697:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2698:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2699:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2700:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2701:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4869              		.loc 1 2701 0
 4870              		.cfi_startproc
 4871              		@ args = 0, pretend = 0, frame = 8
 4872              		@ frame_needed = 1, uses_anonymous_args = 0
 4873 17b4 80B5     		push	{r7, lr}
 4874              	.LCFI228:
 4875              		.cfi_def_cfa_offset 8
 4876              		.cfi_offset 7, -8
 4877              		.cfi_offset 14, -4
 4878 17b6 82B0     		sub	sp, sp, #8
 4879              	.LCFI229:
 4880              		.cfi_def_cfa_offset 16
 4881 17b8 00AF     		add	r7, sp, #0
 4882              	.LCFI230:
 4883              		.cfi_def_cfa_register 7
 4884 17ba 7860     		str	r0, [r7, #4]
 4885 17bc 0B46     		mov	r3, r1
 4886 17be 7B80     		strh	r3, [r7, #2]	@ movhi
2702:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2703:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2704:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
2705:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2706:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Internal Trigger */
2707:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 4887              		.loc 1 2707 0
 4888 17c0 7B88     		ldrh	r3, [r7, #2]
 4889 17c2 7868     		ldr	r0, [r7, #4]
 4890 17c4 1946     		mov	r1, r3
 4891 17c6 FFF7FEFF 		bl	TIM_SelectInputTrigger
2708:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2709:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2710:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 4892              		.loc 1 2710 0
 4893 17ca 7B68     		ldr	r3, [r7, #4]
 4894 17cc 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4895 17ce 9BB2     		uxth	r3, r3
 4896 17d0 43F00703 		orr	r3, r3, #7
 4897 17d4 9AB2     		uxth	r2, r3
 4898 17d6 7B68     		ldr	r3, [r7, #4]
 4899 17d8 1A81     		strh	r2, [r3, #8]	@ movhi
2711:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4900              		.loc 1 2711 0
 4901 17da 07F10807 		add	r7, r7, #8
 4902 17de BD46     		mov	sp, r7
 4903 17e0 80BD     		pop	{r7, pc}
 4904              		.cfi_endproc
 4905              	.LFE186:
 4907 17e2 00BF     		.align	2
 4908              		.global	TIM_TIxExternalClockConfig
 4909              		.thumb
 4910              		.thumb_func
 4912              	TIM_TIxExternalClockConfig:
 4913              	.LFB187:
2712:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2713:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2714:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
2715:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2716:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2717:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
2718:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2719:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
2720:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
2721:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
2722:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
2723:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2724:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
2725:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
2726:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ICFilter: specifies the filter value.
2727:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x0 and 0xF.
2728:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2729:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2730:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
2731:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
2732:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4914              		.loc 1 2732 0
 4915              		.cfi_startproc
 4916              		@ args = 0, pretend = 0, frame = 16
 4917              		@ frame_needed = 1, uses_anonymous_args = 0
 4918 17e4 80B5     		push	{r7, lr}
 4919              	.LCFI231:
 4920              		.cfi_def_cfa_offset 8
 4921              		.cfi_offset 7, -8
 4922              		.cfi_offset 14, -4
 4923 17e6 84B0     		sub	sp, sp, #16
 4924              	.LCFI232:
 4925              		.cfi_def_cfa_offset 24
 4926 17e8 00AF     		add	r7, sp, #0
 4927              	.LCFI233:
 4928              		.cfi_def_cfa_register 7
 4929 17ea F860     		str	r0, [r7, #12]
 4930 17ec 7981     		strh	r1, [r7, #10]	@ movhi
 4931 17ee 3A81     		strh	r2, [r7, #8]	@ movhi
 4932 17f0 FB80     		strh	r3, [r7, #6]	@ movhi
2733:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2734:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
2735:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
2736:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
2737:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2738:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the Timer Input Clock Source */
2739:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 4933              		.loc 1 2739 0
 4934 17f2 7B89     		ldrh	r3, [r7, #10]
 4935 17f4 602B     		cmp	r3, #96
 4936 17f6 08D1     		bne	.L163
2740:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2741:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 4937              		.loc 1 2741 0
 4938 17f8 3A89     		ldrh	r2, [r7, #8]
 4939 17fa FB88     		ldrh	r3, [r7, #6]
 4940 17fc F868     		ldr	r0, [r7, #12]
 4941 17fe 1146     		mov	r1, r2
 4942 1800 4FF00102 		mov	r2, #1
 4943 1804 00F0AEF9 		bl	TI2_Config
 4944 1808 07E0     		b	.L164
 4945              	.L163:
2742:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2743:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
2744:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
2745:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 4946              		.loc 1 2745 0
 4947 180a 3A89     		ldrh	r2, [r7, #8]
 4948 180c FB88     		ldrh	r3, [r7, #6]
 4949 180e F868     		ldr	r0, [r7, #12]
 4950 1810 1146     		mov	r1, r2
 4951 1812 4FF00102 		mov	r2, #1
 4952 1816 00F065F9 		bl	TI1_Config
 4953              	.L164:
2746:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
2747:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Trigger source */
2748:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 4954              		.loc 1 2748 0
 4955 181a 7B89     		ldrh	r3, [r7, #10]
 4956 181c F868     		ldr	r0, [r7, #12]
 4957 181e 1946     		mov	r1, r3
 4958 1820 FFF7FEFF 		bl	TIM_SelectInputTrigger
2749:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2750:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 4959              		.loc 1 2750 0
 4960 1824 FB68     		ldr	r3, [r7, #12]
 4961 1826 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4962 1828 9BB2     		uxth	r3, r3
 4963 182a 43F00703 		orr	r3, r3, #7
 4964 182e 9AB2     		uxth	r2, r3
 4965 1830 FB68     		ldr	r3, [r7, #12]
 4966 1832 1A81     		strh	r2, [r3, #8]	@ movhi
2751:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 4967              		.loc 1 2751 0
 4968 1834 07F11007 		add	r7, r7, #16
 4969 1838 BD46     		mov	sp, r7
 4970 183a 80BD     		pop	{r7, pc}
 4971              		.cfi_endproc
 4972              	.LFE187:
 4974              		.align	2
 4975              		.global	TIM_ETRClockMode1Config
 4976              		.thumb
 4977              		.thumb_func
 4979              	TIM_ETRClockMode1Config:
 4980              	.LFB188:
2752:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2753:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2754:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode1
2755:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2756:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2757:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2758:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2759:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2760:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2761:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2762:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2763:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2764:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2765:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2766:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2767:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2768:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2769:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2770:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
2771:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2772:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 4981              		.loc 1 2772 0
 4982              		.cfi_startproc
 4983              		@ args = 0, pretend = 0, frame = 24
 4984              		@ frame_needed = 1, uses_anonymous_args = 0
 4985 183c 80B5     		push	{r7, lr}
 4986              	.LCFI234:
 4987              		.cfi_def_cfa_offset 8
 4988              		.cfi_offset 7, -8
 4989              		.cfi_offset 14, -4
 4990 183e 86B0     		sub	sp, sp, #24
 4991              	.LCFI235:
 4992              		.cfi_def_cfa_offset 32
 4993 1840 00AF     		add	r7, sp, #0
 4994              	.LCFI236:
 4995              		.cfi_def_cfa_register 7
 4996 1842 F860     		str	r0, [r7, #12]
 4997 1844 7981     		strh	r1, [r7, #10]	@ movhi
 4998 1846 3A81     		strh	r2, [r7, #8]	@ movhi
 4999 1848 FB80     		strh	r3, [r7, #6]	@ movhi
2773:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 5000              		.loc 1 2773 0
 5001 184a 4FF00003 		mov	r3, #0
 5002 184e FB82     		strh	r3, [r7, #22]	@ movhi
2774:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2775:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2776:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2777:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2778:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2779:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2780:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2781:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 5003              		.loc 1 2781 0
 5004 1850 7989     		ldrh	r1, [r7, #10]
 5005 1852 3A89     		ldrh	r2, [r7, #8]
 5006 1854 FB88     		ldrh	r3, [r7, #6]
 5007 1856 F868     		ldr	r0, [r7, #12]
 5008 1858 FFF7FEFF 		bl	TIM_ETRConfig
2782:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2783:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2784:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 5009              		.loc 1 2784 0
 5010 185c FB68     		ldr	r3, [r7, #12]
 5011 185e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5012 1860 FB82     		strh	r3, [r7, #22]	@ movhi
2785:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2786:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2787:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 5013              		.loc 1 2787 0
 5014 1862 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5015 1864 23F00703 		bic	r3, r3, #7
 5016 1868 FB82     		strh	r3, [r7, #22]	@ movhi
2788:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2789:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the External clock mode1 */
2790:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 5017              		.loc 1 2790 0
 5018 186a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5019 186c 43F00703 		orr	r3, r3, #7
 5020 1870 FB82     		strh	r3, [r7, #22]	@ movhi
2791:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2792:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Trigger selection : ETRF */
2793:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 5021              		.loc 1 2793 0
 5022 1872 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5023 1874 23F07003 		bic	r3, r3, #112
 5024 1878 FB82     		strh	r3, [r7, #22]	@ movhi
2794:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 5025              		.loc 1 2794 0
 5026 187a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5027 187c 43F07003 		orr	r3, r3, #112
 5028 1880 FB82     		strh	r3, [r7, #22]	@ movhi
2795:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2796:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2797:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 5029              		.loc 1 2797 0
 5030 1882 FB68     		ldr	r3, [r7, #12]
 5031 1884 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5032 1886 1A81     		strh	r2, [r3, #8]	@ movhi
2798:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5033              		.loc 1 2798 0
 5034 1888 07F11807 		add	r7, r7, #24
 5035 188c BD46     		mov	sp, r7
 5036 188e 80BD     		pop	{r7, pc}
 5037              		.cfi_endproc
 5038              	.LFE188:
 5040              		.align	2
 5041              		.global	TIM_ETRClockMode2Config
 5042              		.thumb
 5043              		.thumb_func
 5045              	TIM_ETRClockMode2Config:
 5046              	.LFB189:
2799:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2800:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2801:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the External clock Mode2
2802:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2803:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2804:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2805:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2806:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2807:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2808:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2809:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2810:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2811:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
2812:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
2813:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
2814:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
2815:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2816:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2817:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
2818:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
2819:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5047              		.loc 1 2819 0
 5048              		.cfi_startproc
 5049              		@ args = 0, pretend = 0, frame = 16
 5050              		@ frame_needed = 1, uses_anonymous_args = 0
 5051 1890 80B5     		push	{r7, lr}
 5052              	.LCFI237:
 5053              		.cfi_def_cfa_offset 8
 5054              		.cfi_offset 7, -8
 5055              		.cfi_offset 14, -4
 5056 1892 84B0     		sub	sp, sp, #16
 5057              	.LCFI238:
 5058              		.cfi_def_cfa_offset 24
 5059 1894 00AF     		add	r7, sp, #0
 5060              	.LCFI239:
 5061              		.cfi_def_cfa_register 7
 5062 1896 F860     		str	r0, [r7, #12]
 5063 1898 7981     		strh	r1, [r7, #10]	@ movhi
 5064 189a 3A81     		strh	r2, [r7, #8]	@ movhi
 5065 189c FB80     		strh	r3, [r7, #6]	@ movhi
2820:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2821:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2822:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
2823:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
2824:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
2825:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2826:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Configure the ETR Clock source */
2827:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 5066              		.loc 1 2827 0
 5067 189e 7989     		ldrh	r1, [r7, #10]
 5068 18a0 3A89     		ldrh	r2, [r7, #8]
 5069 18a2 FB88     		ldrh	r3, [r7, #6]
 5070 18a4 F868     		ldr	r0, [r7, #12]
 5071 18a6 FFF7FEFF 		bl	TIM_ETRConfig
2828:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2829:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Enable the External clock mode2 */
2830:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 5072              		.loc 1 2830 0
 5073 18aa FB68     		ldr	r3, [r7, #12]
 5074 18ac 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5075 18ae 9BB2     		uxth	r3, r3
 5076 18b0 43F48043 		orr	r3, r3, #16384
 5077 18b4 9AB2     		uxth	r2, r3
 5078 18b6 FB68     		ldr	r3, [r7, #12]
 5079 18b8 1A81     		strh	r2, [r3, #8]	@ movhi
2831:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5080              		.loc 1 2831 0
 5081 18ba 07F11007 		add	r7, r7, #16
 5082 18be BD46     		mov	sp, r7
 5083 18c0 80BD     		pop	{r7, pc}
 5084              		.cfi_endproc
 5085              	.LFE189:
 5087 18c2 00BF     		.align	2
 5088              		.global	TIM_SelectInputTrigger
 5089              		.thumb
 5090              		.thumb_func
 5092              	TIM_SelectInputTrigger:
 5093              	.LFB190:
2832:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2833:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
2834:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2835:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2836:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group7 Synchronization management functions
2837:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Synchronization management functions 
2838:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
2839:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
2840:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
2841:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        Synchronization management functions
2842:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
2843:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                    
2844:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ===================================================================      
2845:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****               TIM Driver: how to use it in synchronization Mode
2846:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        =================================================================== 
2847:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Case of two/several Timers
2848:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        **************************
2849:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Configure the Master Timers using the following functions:
2850:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource); 
2851:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);  
2852:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Slave Timers using the following functions: 
2853:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2854:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2855:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           
2856:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        Case of Timers and external trigger(ETR pin)
2857:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        ********************************************       
2858:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        1. Configure the External trigger using this function:
2859:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRG
2860:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                                uint16_t ExtTRGFilter);
2861:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****        2. Configure the Slave Timers using the following functions: 
2862:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);  
2863:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****           - void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode); 
2864:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2865:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
2866:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
2867:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2868:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2869:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2870:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the Input Trigger source
2871:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14  
2872:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
2873:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
2874:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2875:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR0: Internal Trigger 0
2876:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR1: Internal Trigger 1
2877:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR2: Internal Trigger 2
2878:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ITR3: Internal Trigger 3
2879:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
2880:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
2881:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
2882:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TS_ETRF: External Trigger input
2883:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2884:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2885:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
2886:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5094              		.loc 1 2886 0
 5095              		.cfi_startproc
 5096              		@ args = 0, pretend = 0, frame = 16
 5097              		@ frame_needed = 1, uses_anonymous_args = 0
 5098              		@ link register save eliminated.
 5099 18c4 80B4     		push	{r7}
 5100              	.LCFI240:
 5101              		.cfi_def_cfa_offset 4
 5102              		.cfi_offset 7, -4
 5103 18c6 85B0     		sub	sp, sp, #20
 5104              	.LCFI241:
 5105              		.cfi_def_cfa_offset 24
 5106 18c8 00AF     		add	r7, sp, #0
 5107              	.LCFI242:
 5108              		.cfi_def_cfa_register 7
 5109 18ca 7860     		str	r0, [r7, #4]
 5110 18cc 0B46     		mov	r3, r1
 5111 18ce 7B80     		strh	r3, [r7, #2]	@ movhi
2887:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 5112              		.loc 1 2887 0
 5113 18d0 4FF00003 		mov	r3, #0
 5114 18d4 FB81     		strh	r3, [r7, #14]	@ movhi
2888:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2889:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2890:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
2891:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
2892:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2893:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
2894:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 5115              		.loc 1 2894 0
 5116 18d6 7B68     		ldr	r3, [r7, #4]
 5117 18d8 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5118 18da FB81     		strh	r3, [r7, #14]	@ movhi
2895:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2896:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the TS Bits */
2897:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 5119              		.loc 1 2897 0
 5120 18dc FB89     		ldrh	r3, [r7, #14]	@ movhi
 5121 18de 23F07003 		bic	r3, r3, #112
 5122 18e2 FB81     		strh	r3, [r7, #14]	@ movhi
2898:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2899:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Input Trigger source */
2900:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 5123              		.loc 1 2900 0
 5124 18e4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 5125 18e6 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5126 18e8 1343     		orrs	r3, r3, r2
 5127 18ea FB81     		strh	r3, [r7, #14]	@ movhi
2901:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2902:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
2903:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 5128              		.loc 1 2903 0
 5129 18ec 7B68     		ldr	r3, [r7, #4]
 5130 18ee FA89     		ldrh	r2, [r7, #14]	@ movhi
 5131 18f0 1A81     		strh	r2, [r3, #8]	@ movhi
2904:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5132              		.loc 1 2904 0
 5133 18f2 07F11407 		add	r7, r7, #20
 5134 18f6 BD46     		mov	sp, r7
 5135 18f8 80BC     		pop	{r7}
 5136 18fa 7047     		bx	lr
 5137              		.cfi_endproc
 5138              	.LFE190:
 5140              		.align	2
 5141              		.global	TIM_SelectOutputTrigger
 5142              		.thumb
 5143              		.thumb_func
 5145              	TIM_SelectOutputTrigger:
 5146              	.LFB191:
2905:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2906:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2907:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2908:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the TIM peripheral.
2909:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *     
2910:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2911:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *   This parameter can be one of the following values:
2912:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2913:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  - For all TIMx
2914:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigge
2915:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output(TRG
2916:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_Update: The update event is selected as the trigger output(TRGO)
2917:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2918:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2919:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF fl
2920:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                     is to be set, as soon as a capture or compare match occurs(
2921:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output(TRGO)
2922:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output(TRGO)
2923:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output(TRGO)
2924:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
2925:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *
2926:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2927:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2928:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2929:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5147              		.loc 1 2929 0
 5148              		.cfi_startproc
 5149              		@ args = 0, pretend = 0, frame = 8
 5150              		@ frame_needed = 1, uses_anonymous_args = 0
 5151              		@ link register save eliminated.
 5152 18fc 80B4     		push	{r7}
 5153              	.LCFI243:
 5154              		.cfi_def_cfa_offset 4
 5155              		.cfi_offset 7, -4
 5156 18fe 83B0     		sub	sp, sp, #12
 5157              	.LCFI244:
 5158              		.cfi_def_cfa_offset 16
 5159 1900 00AF     		add	r7, sp, #0
 5160              	.LCFI245:
 5161              		.cfi_def_cfa_register 7
 5162 1902 7860     		str	r0, [r7, #4]
 5163 1904 0B46     		mov	r3, r1
 5164 1906 7B80     		strh	r3, [r7, #2]	@ movhi
2930:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2931:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
2932:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2933:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2934:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the MMS Bits */
2935:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 5165              		.loc 1 2935 0
 5166 1908 7B68     		ldr	r3, [r7, #4]
 5167 190a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5168 190c 9BB2     		uxth	r3, r3
 5169 190e 23F07003 		bic	r3, r3, #112
 5170 1912 9AB2     		uxth	r2, r3
 5171 1914 7B68     		ldr	r3, [r7, #4]
 5172 1916 9A80     		strh	r2, [r3, #4]	@ movhi
2936:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the TRGO source */
2937:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 5173              		.loc 1 2937 0
 5174 1918 7B68     		ldr	r3, [r7, #4]
 5175 191a 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5176 191c 9AB2     		uxth	r2, r3
 5177 191e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5178 1920 1343     		orrs	r3, r3, r2
 5179 1922 9AB2     		uxth	r2, r3
 5180 1924 7B68     		ldr	r3, [r7, #4]
 5181 1926 9A80     		strh	r2, [r3, #4]	@ movhi
2938:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5182              		.loc 1 2938 0
 5183 1928 07F10C07 		add	r7, r7, #12
 5184 192c BD46     		mov	sp, r7
 5185 192e 80BC     		pop	{r7}
 5186 1930 7047     		bx	lr
 5187              		.cfi_endproc
 5188              	.LFE191:
 5190 1932 00BF     		.align	2
 5191              		.global	TIM_SelectSlaveMode
 5192              		.thumb
 5193              		.thumb_func
 5195              	TIM_SelectSlaveMode:
 5196              	.LFB192:
2939:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2940:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2941:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2942:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2943:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2944:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2945:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal(TRGI) reinitial
2946:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                      the counter and triggers an update of the registers
2947:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (
2948:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRG
2949:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the 
2950:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2951:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2952:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2953:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5197              		.loc 1 2953 0
 5198              		.cfi_startproc
 5199              		@ args = 0, pretend = 0, frame = 8
 5200              		@ frame_needed = 1, uses_anonymous_args = 0
 5201              		@ link register save eliminated.
 5202 1934 80B4     		push	{r7}
 5203              	.LCFI246:
 5204              		.cfi_def_cfa_offset 4
 5205              		.cfi_offset 7, -4
 5206 1936 83B0     		sub	sp, sp, #12
 5207              	.LCFI247:
 5208              		.cfi_def_cfa_offset 16
 5209 1938 00AF     		add	r7, sp, #0
 5210              	.LCFI248:
 5211              		.cfi_def_cfa_register 7
 5212 193a 7860     		str	r0, [r7, #4]
 5213 193c 0B46     		mov	r3, r1
 5214 193e 7B80     		strh	r3, [r7, #2]	@ movhi
2954:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2955:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2956:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2957:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2958:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the SMS Bits */
2959:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 5215              		.loc 1 2959 0
 5216 1940 7B68     		ldr	r3, [r7, #4]
 5217 1942 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5218 1944 9BB2     		uxth	r3, r3
 5219 1946 23F00703 		bic	r3, r3, #7
 5220 194a 9AB2     		uxth	r2, r3
 5221 194c 7B68     		ldr	r3, [r7, #4]
 5222 194e 1A81     		strh	r2, [r3, #8]	@ movhi
2960:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2961:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Slave Mode */
2962:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 5223              		.loc 1 2962 0
 5224 1950 7B68     		ldr	r3, [r7, #4]
 5225 1952 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5226 1954 9AB2     		uxth	r2, r3
 5227 1956 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5228 1958 1343     		orrs	r3, r3, r2
 5229 195a 9AB2     		uxth	r2, r3
 5230 195c 7B68     		ldr	r3, [r7, #4]
 5231 195e 1A81     		strh	r2, [r3, #8]	@ movhi
2963:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5232              		.loc 1 2963 0
 5233 1960 07F10C07 		add	r7, r7, #12
 5234 1964 BD46     		mov	sp, r7
 5235 1966 80BC     		pop	{r7}
 5236 1968 7047     		bx	lr
 5237              		.cfi_endproc
 5238              	.LFE192:
 5240 196a 00BF     		.align	2
 5241              		.global	TIM_SelectMasterSlaveMode
 5242              		.thumb
 5243              		.thumb_func
 5245              	TIM_SelectMasterSlaveMode:
 5246              	.LFB193:
2964:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2965:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2966:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2967:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM peripheral.
2968:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2969:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2970:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2971:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                             and its slaves (through TRGO)
2972:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_MasterSlaveMode_Disable: No action
2973:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
2974:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
2975:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2976:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5247              		.loc 1 2976 0
 5248              		.cfi_startproc
 5249              		@ args = 0, pretend = 0, frame = 8
 5250              		@ frame_needed = 1, uses_anonymous_args = 0
 5251              		@ link register save eliminated.
 5252 196c 80B4     		push	{r7}
 5253              	.LCFI249:
 5254              		.cfi_def_cfa_offset 4
 5255              		.cfi_offset 7, -4
 5256 196e 83B0     		sub	sp, sp, #12
 5257              	.LCFI250:
 5258              		.cfi_def_cfa_offset 16
 5259 1970 00AF     		add	r7, sp, #0
 5260              	.LCFI251:
 5261              		.cfi_def_cfa_register 7
 5262 1972 7860     		str	r0, [r7, #4]
 5263 1974 0B46     		mov	r3, r1
 5264 1976 7B80     		strh	r3, [r7, #2]	@ movhi
2977:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
2978:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2979:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2980:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2981:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the MSM Bit */
2982:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 5265              		.loc 1 2982 0
 5266 1978 7B68     		ldr	r3, [r7, #4]
 5267 197a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5268 197c 9BB2     		uxth	r3, r3
 5269 197e 23F08003 		bic	r3, r3, #128
 5270 1982 9AB2     		uxth	r2, r3
 5271 1984 7B68     		ldr	r3, [r7, #4]
 5272 1986 1A81     		strh	r2, [r3, #8]	@ movhi
2983:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   
2984:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set or Reset the MSM Bit */
2985:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 5273              		.loc 1 2985 0
 5274 1988 7B68     		ldr	r3, [r7, #4]
 5275 198a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5276 198c 9AB2     		uxth	r2, r3
 5277 198e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5278 1990 1343     		orrs	r3, r3, r2
 5279 1992 9AB2     		uxth	r2, r3
 5280 1994 7B68     		ldr	r3, [r7, #4]
 5281 1996 1A81     		strh	r2, [r3, #8]	@ movhi
2986:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5282              		.loc 1 2986 0
 5283 1998 07F10C07 		add	r7, r7, #12
 5284 199c BD46     		mov	sp, r7
 5285 199e 80BC     		pop	{r7}
 5286 19a0 7047     		bx	lr
 5287              		.cfi_endproc
 5288              	.LFE193:
 5290 19a2 00BF     		.align	2
 5291              		.global	TIM_ETRConfig
 5292              		.thumb
 5293              		.thumb_func
 5295              	TIM_ETRConfig:
 5296              	.LFB194:
2987:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
2988:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
2989:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
2990:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2991:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
2992:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2993:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
2994:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
2995:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
2996:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
2997:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
2998:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
2999:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
3000:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
3001:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
3002:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F
3003:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3004:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3005:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
3006:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                    uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
3007:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5297              		.loc 1 3007 0
 5298              		.cfi_startproc
 5299              		@ args = 0, pretend = 0, frame = 24
 5300              		@ frame_needed = 1, uses_anonymous_args = 0
 5301              		@ link register save eliminated.
 5302 19a4 80B4     		push	{r7}
 5303              	.LCFI252:
 5304              		.cfi_def_cfa_offset 4
 5305              		.cfi_offset 7, -4
 5306 19a6 87B0     		sub	sp, sp, #28
 5307              	.LCFI253:
 5308              		.cfi_def_cfa_offset 32
 5309 19a8 00AF     		add	r7, sp, #0
 5310              	.LCFI254:
 5311              		.cfi_def_cfa_register 7
 5312 19aa F860     		str	r0, [r7, #12]
 5313 19ac 7981     		strh	r1, [r7, #10]	@ movhi
 5314 19ae 3A81     		strh	r2, [r7, #8]	@ movhi
 5315 19b0 FB80     		strh	r3, [r7, #6]	@ movhi
3008:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 5316              		.loc 1 3008 0
 5317 19b2 4FF00003 		mov	r3, #0
 5318 19b6 FB82     		strh	r3, [r7, #22]	@ movhi
3009:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3010:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
3011:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
3012:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
3013:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
3014:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
3015:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3016:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 5319              		.loc 1 3016 0
 5320 19b8 FB68     		ldr	r3, [r7, #12]
 5321 19ba 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5322 19bc FB82     		strh	r3, [r7, #22]	@ movhi
3017:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3018:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Reset the ETR Bits */
3019:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= SMCR_ETR_MASK;
 5323              		.loc 1 3019 0
 5324 19be FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5325 19c0 DBB2     		uxtb	r3, r3
 5326 19c2 FB82     		strh	r3, [r7, #22]	@ movhi
3020:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3021:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
3022:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 5327              		.loc 1 3022 0
 5328 19c4 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5329 19c6 4FEA0323 		lsl	r3, r3, #8
 5330 19ca 9AB2     		uxth	r2, r3
 5331 19cc 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5332 19ce 1343     		orrs	r3, r3, r2
 5333 19d0 9AB2     		uxth	r2, r3
 5334 19d2 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5335 19d4 1343     		orrs	r3, r3, r2
 5336 19d6 9AB2     		uxth	r2, r3
 5337 19d8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5338 19da 1343     		orrs	r3, r3, r2
 5339 19dc FB82     		strh	r3, [r7, #22]	@ movhi
3023:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3024:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3025:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 5340              		.loc 1 3025 0
 5341 19de FB68     		ldr	r3, [r7, #12]
 5342 19e0 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5343 19e2 1A81     		strh	r2, [r3, #8]	@ movhi
3026:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5344              		.loc 1 3026 0
 5345 19e4 07F11C07 		add	r7, r7, #28
 5346 19e8 BD46     		mov	sp, r7
 5347 19ea 80BC     		pop	{r7}
 5348 19ec 7047     		bx	lr
 5349              		.cfi_endproc
 5350              	.LFE194:
 5352 19ee 00BF     		.align	2
 5353              		.global	TIM_EncoderInterfaceConfig
 5354              		.thumb
 5355              		.thumb_func
 5357              	TIM_EncoderInterfaceConfig:
 5358              	.LFB195:
3027:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3028:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
3029:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3030:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3031:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group8 Specific interface management functions
3032:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief    Specific interface management functions 
3033:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
3034:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
3035:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
3036:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                     Specific interface management functions
3037:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
3038:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3039:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
3040:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
3041:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3042:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3043:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3044:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
3045:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3046:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
3047:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
3048:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3049:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
3050:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
3051:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
3052:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                       on the level of the other input.
3053:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
3054:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3055:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3056:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3057:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
3058:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3059:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling: IC Falling edge.
3060:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising: IC Rising edge.
3061:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3062:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3063:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
3064:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
3065:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5359              		.loc 1 3065 0
 5360              		.cfi_startproc
 5361              		@ args = 0, pretend = 0, frame = 24
 5362              		@ frame_needed = 1, uses_anonymous_args = 0
 5363              		@ link register save eliminated.
 5364 19f0 80B4     		push	{r7}
 5365              	.LCFI255:
 5366              		.cfi_def_cfa_offset 4
 5367              		.cfi_offset 7, -4
 5368 19f2 87B0     		sub	sp, sp, #28
 5369              	.LCFI256:
 5370              		.cfi_def_cfa_offset 32
 5371 19f4 00AF     		add	r7, sp, #0
 5372              	.LCFI257:
 5373              		.cfi_def_cfa_register 7
 5374 19f6 F860     		str	r0, [r7, #12]
 5375 19f8 7981     		strh	r1, [r7, #10]	@ movhi
 5376 19fa 3A81     		strh	r2, [r7, #8]	@ movhi
 5377 19fc FB80     		strh	r3, [r7, #6]	@ movhi
3066:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpsmcr = 0;
 5378              		.loc 1 3066 0
 5379 19fe 4FF00003 		mov	r3, #0
 5380 1a02 FB82     		strh	r3, [r7, #22]	@ movhi
3067:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0;
 5381              		.loc 1 3067 0
 5382 1a04 4FF00003 		mov	r3, #0
 5383 1a08 BB82     		strh	r3, [r7, #20]	@ movhi
3068:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccer = 0;
 5384              		.loc 1 3068 0
 5385 1a0a 4FF00003 		mov	r3, #0
 5386 1a0e 7B82     		strh	r3, [r7, #18]	@ movhi
3069:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     
3070:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
3071:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3072:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
3073:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
3074:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
3075:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3076:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx SMCR register value */
3077:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr = TIMx->SMCR;
 5387              		.loc 1 3077 0
 5388 1a10 FB68     		ldr	r3, [r7, #12]
 5389 1a12 1B89     		ldrh	r3, [r3, #8]	@ movhi
 5390 1a14 FB82     		strh	r3, [r7, #22]	@ movhi
3078:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3079:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCMR1 register value */
3080:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5391              		.loc 1 3080 0
 5392 1a16 FB68     		ldr	r3, [r7, #12]
 5393 1a18 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5394 1a1a BB82     		strh	r3, [r7, #20]	@ movhi
3081:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3082:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Get the TIMx CCER register value */
3083:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 5395              		.loc 1 3083 0
 5396 1a1c FB68     		ldr	r3, [r7, #12]
 5397 1a1e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5398 1a20 7B82     		strh	r3, [r7, #18]	@ movhi
3084:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3085:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the encoder Mode */
3086:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 5399              		.loc 1 3086 0
 5400 1a22 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5401 1a24 23F00703 		bic	r3, r3, #7
 5402 1a28 FB82     		strh	r3, [r7, #22]	@ movhi
3087:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 5403              		.loc 1 3087 0
 5404 1a2a FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5405 1a2c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5406 1a2e 1343     		orrs	r3, r3, r2
 5407 1a30 FB82     		strh	r3, [r7, #22]	@ movhi
3088:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3089:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
3090:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 5408              		.loc 1 3090 0
 5409 1a32 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5410 1a34 23F44073 		bic	r3, r3, #768
 5411 1a38 23F00303 		bic	r3, r3, #3
 5412 1a3c BB82     		strh	r3, [r7, #20]	@ movhi
3091:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 5413              		.loc 1 3091 0
 5414 1a3e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5415 1a40 43F48073 		orr	r3, r3, #256
 5416 1a44 43F00103 		orr	r3, r3, #1
 5417 1a48 BB82     		strh	r3, [r7, #20]	@ movhi
3092:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3093:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the TI1 and the TI2 Polarities */
3094:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 5418              		.loc 1 3094 0
 5419 1a4a 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 5420 1a4c 23F02203 		bic	r3, r3, #34
 5421 1a50 7B82     		strh	r3, [r7, #18]	@ movhi
3095:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 5422              		.loc 1 3095 0
 5423 1a52 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5424 1a54 4FEA0313 		lsl	r3, r3, #4
 5425 1a58 9AB2     		uxth	r2, r3
 5426 1a5a 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5427 1a5c 1343     		orrs	r3, r3, r2
 5428 1a5e 9AB2     		uxth	r2, r3
 5429 1a60 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 5430 1a62 1343     		orrs	r3, r3, r2
 5431 1a64 7B82     		strh	r3, [r7, #18]	@ movhi
3096:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3097:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx SMCR */
3098:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->SMCR = tmpsmcr;
 5432              		.loc 1 3098 0
 5433 1a66 FB68     		ldr	r3, [r7, #12]
 5434 1a68 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5435 1a6a 1A81     		strh	r2, [r3, #8]	@ movhi
3099:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3100:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 */
3101:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 5436              		.loc 1 3101 0
 5437 1a6c FB68     		ldr	r3, [r7, #12]
 5438 1a6e BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5439 1a70 1A83     		strh	r2, [r3, #24]	@ movhi
3102:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3103:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCER */
3104:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 5440              		.loc 1 3104 0
 5441 1a72 FB68     		ldr	r3, [r7, #12]
 5442 1a74 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5443 1a76 1A84     		strh	r2, [r3, #32]	@ movhi
3105:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5444              		.loc 1 3105 0
 5445 1a78 07F11C07 		add	r7, r7, #28
 5446 1a7c BD46     		mov	sp, r7
 5447 1a7e 80BC     		pop	{r7}
 5448 1a80 7047     		bx	lr
 5449              		.cfi_endproc
 5450              	.LFE195:
 5452 1a82 00BF     		.align	2
 5453              		.global	TIM_SelectHallSensor
 5454              		.thumb
 5455              		.thumb_func
 5457              	TIM_SelectHallSensor:
 5458              	.LFB196:
3106:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3107:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3108:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
3109:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3110:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
3111:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
3112:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be: ENABLE or DISABLE.
3113:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3114:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3115:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
3116:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5459              		.loc 1 3116 0
 5460              		.cfi_startproc
 5461              		@ args = 0, pretend = 0, frame = 8
 5462              		@ frame_needed = 1, uses_anonymous_args = 0
 5463              		@ link register save eliminated.
 5464 1a84 80B4     		push	{r7}
 5465              	.LCFI258:
 5466              		.cfi_def_cfa_offset 4
 5467              		.cfi_offset 7, -4
 5468 1a86 83B0     		sub	sp, sp, #12
 5469              	.LCFI259:
 5470              		.cfi_def_cfa_offset 16
 5471 1a88 00AF     		add	r7, sp, #0
 5472              	.LCFI260:
 5473              		.cfi_def_cfa_register 7
 5474 1a8a 7860     		str	r0, [r7, #4]
 5475 1a8c 0B46     		mov	r3, r1
 5476 1a8e FB70     		strb	r3, [r7, #3]
3117:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Check the parameters */
3118:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
3119:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
3120:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3121:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   if (NewState != DISABLE)
 5477              		.loc 1 3121 0
 5478 1a90 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 5479 1a92 002B     		cmp	r3, #0
 5480 1a94 08D0     		beq	.L174
3122:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
3123:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Set the TI1S Bit */
3124:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 5481              		.loc 1 3124 0
 5482 1a96 7B68     		ldr	r3, [r7, #4]
 5483 1a98 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5484 1a9a 9BB2     		uxth	r3, r3
 5485 1a9c 43F08003 		orr	r3, r3, #128
 5486 1aa0 9AB2     		uxth	r2, r3
 5487 1aa2 7B68     		ldr	r3, [r7, #4]
 5488 1aa4 9A80     		strh	r2, [r3, #4]	@ movhi
 5489 1aa6 07E0     		b	.L173
 5490              	.L174:
3125:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
3126:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   else
3127:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   {
3128:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     /* Reset the TI1S Bit */
3129:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****     TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 5491              		.loc 1 3129 0
 5492 1aa8 7B68     		ldr	r3, [r7, #4]
 5493 1aaa 9B88     		ldrh	r3, [r3, #4]	@ movhi
 5494 1aac 9BB2     		uxth	r3, r3
 5495 1aae 23F08003 		bic	r3, r3, #128
 5496 1ab2 9AB2     		uxth	r2, r3
 5497 1ab4 7B68     		ldr	r3, [r7, #4]
 5498 1ab6 9A80     		strh	r2, [r3, #4]	@ movhi
 5499              	.L173:
3130:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   }
3131:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5500              		.loc 1 3131 0
 5501 1ab8 07F10C07 		add	r7, r7, #12
 5502 1abc BD46     		mov	sp, r7
 5503 1abe 80BC     		pop	{r7}
 5504 1ac0 7047     		bx	lr
 5505              		.cfi_endproc
 5506              	.LFE196:
 5508 1ac2 00BF     		.align	2
 5509              		.global	TIM_RemapConfig
 5510              		.thumb
 5511              		.thumb_func
 5513              	TIM_RemapConfig:
 5514              	.LFB197:
3132:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3133:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
3134:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3135:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3136:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /** @defgroup TIM_Group9 Specific remapping management function
3137:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *  @brief   Specific remapping management function
3138:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  *
3139:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @verbatim   
3140:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================
3141:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                      Specific remapping management function
3142:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  ===============================================================================  
3143:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3144:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** @endverbatim
3145:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @{
3146:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3147:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3148:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3149:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.
3150:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 2, 5 or 11 to select the TIM peripheral.
3151:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_Remap: specifies the TIM input remapping source.
3152:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3153:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_TIM8_TRGO: TIM2 ITR1 input is connected to TIM8 Trigger output(default)
3154:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_ETH_PTP:   TIM2 ITR1 input is connected to ETH PTP trogger output.
3155:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_USBFS_SOF: TIM2 ITR1 input is connected to USB FS SOF. 
3156:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM2_USBHS_SOF: TIM2 ITR1 input is connected to USB HS SOF. 
3157:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_GPIO:      TIM5 CH4 input is connected to dedicated Timer pin(default)
3158:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_LSI:       TIM5 CH4 input is connected to LSI clock.
3159:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_LSE:       TIM5 CH4 input is connected to LSE clock.
3160:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM5_RTC:       TIM5 CH4 input is connected to RTC Output event.
3161:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM11_GPIO:     TIM11 CH4 input is connected to dedicated Timer pin(default) 
3162:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
3163:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *                                 (HSE divided by a programmable prescaler)  
3164:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3165:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3166:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
3167:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5515              		.loc 1 3167 0
 5516              		.cfi_startproc
 5517              		@ args = 0, pretend = 0, frame = 8
 5518              		@ frame_needed = 1, uses_anonymous_args = 0
 5519              		@ link register save eliminated.
 5520 1ac4 80B4     		push	{r7}
 5521              	.LCFI261:
 5522              		.cfi_def_cfa_offset 4
 5523              		.cfi_offset 7, -4
 5524 1ac6 83B0     		sub	sp, sp, #12
 5525              	.LCFI262:
 5526              		.cfi_def_cfa_offset 16
 5527 1ac8 00AF     		add	r7, sp, #0
 5528              	.LCFI263:
 5529              		.cfi_def_cfa_register 7
 5530 1aca 7860     		str	r0, [r7, #4]
 5531 1acc 0B46     		mov	r3, r1
 5532 1ace 7B80     		strh	r3, [r7, #2]	@ movhi
3168:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****  /* Check the parameters */
3169:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
3170:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   assert_param(IS_TIM_REMAP(TIM_Remap));
3171:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3172:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Set the Timer remapping configuration */
3173:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->OR =  TIM_Remap;
 5533              		.loc 1 3173 0
 5534 1ad0 7B68     		ldr	r3, [r7, #4]
 5535 1ad2 7A88     		ldrh	r2, [r7, #2]	@ movhi
 5536 1ad4 A3F85020 		strh	r2, [r3, #80]	@ movhi
3174:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5537              		.loc 1 3174 0
 5538 1ad8 07F10C07 		add	r7, r7, #12
 5539 1adc BD46     		mov	sp, r7
 5540 1ade 80BC     		pop	{r7}
 5541 1ae0 7047     		bx	lr
 5542              		.cfi_endproc
 5543              	.LFE197:
 5545 1ae2 00BF     		.align	2
 5546              		.thumb
 5547              		.thumb_func
 5549              	TI1_Config:
 5550              	.LFB198:
3175:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3176:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @}
3177:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3178:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3179:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3180:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI1 as Input.
3181:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 10, 11, 12, 13 or 14 
3182:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         to select the TIM peripheral.
3183:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3184:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3185:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3186:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3187:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge  
3188:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3189:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3190:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
3191:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
3192:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
3193:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3194:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3195:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3196:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3197:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3198:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3199:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5551              		.loc 1 3199 0
 5552              		.cfi_startproc
 5553              		@ args = 0, pretend = 0, frame = 24
 5554              		@ frame_needed = 1, uses_anonymous_args = 0
 5555              		@ link register save eliminated.
 5556 1ae4 80B4     		push	{r7}
 5557              	.LCFI264:
 5558              		.cfi_def_cfa_offset 4
 5559              		.cfi_offset 7, -4
 5560 1ae6 87B0     		sub	sp, sp, #28
 5561              	.LCFI265:
 5562              		.cfi_def_cfa_offset 32
 5563 1ae8 00AF     		add	r7, sp, #0
 5564              	.LCFI266:
 5565              		.cfi_def_cfa_register 7
 5566 1aea F860     		str	r0, [r7, #12]
 5567 1aec 7981     		strh	r1, [r7, #10]	@ movhi
 5568 1aee 3A81     		strh	r2, [r7, #8]	@ movhi
 5569 1af0 FB80     		strh	r3, [r7, #6]	@ movhi
3200:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 5570              		.loc 1 3200 0
 5571 1af2 4FF00003 		mov	r3, #0
 5572 1af6 FB82     		strh	r3, [r7, #22]	@ movhi
 5573 1af8 4FF00003 		mov	r3, #0
 5574 1afc BB82     		strh	r3, [r7, #20]	@ movhi
3201:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3202:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3203:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 5575              		.loc 1 3203 0
 5576 1afe FB68     		ldr	r3, [r7, #12]
 5577 1b00 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5578 1b02 9BB2     		uxth	r3, r3
 5579 1b04 23F00103 		bic	r3, r3, #1
 5580 1b08 9AB2     		uxth	r2, r3
 5581 1b0a FB68     		ldr	r3, [r7, #12]
 5582 1b0c 1A84     		strh	r2, [r3, #32]	@ movhi
3204:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5583              		.loc 1 3204 0
 5584 1b0e FB68     		ldr	r3, [r7, #12]
 5585 1b10 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5586 1b12 FB82     		strh	r3, [r7, #22]	@ movhi
3205:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 5587              		.loc 1 3205 0
 5588 1b14 FB68     		ldr	r3, [r7, #12]
 5589 1b16 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5590 1b18 BB82     		strh	r3, [r7, #20]	@ movhi
3206:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3207:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3208:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 5591              		.loc 1 3208 0
 5592 1b1a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5593 1b1c 23F0F303 		bic	r3, r3, #243
 5594 1b20 FB82     		strh	r3, [r7, #22]	@ movhi
3209:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 5595              		.loc 1 3209 0
 5596 1b22 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5597 1b24 4FEA0313 		lsl	r3, r3, #4
 5598 1b28 9AB2     		uxth	r2, r3
 5599 1b2a 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5600 1b2c 1343     		orrs	r3, r3, r2
 5601 1b2e 9AB2     		uxth	r2, r3
 5602 1b30 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5603 1b32 1343     		orrs	r3, r3, r2
 5604 1b34 FB82     		strh	r3, [r7, #22]	@ movhi
3210:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3211:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3212:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 5605              		.loc 1 3212 0
 5606 1b36 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5607 1b38 23F00A03 		bic	r3, r3, #10
 5608 1b3c BB82     		strh	r3, [r7, #20]	@ movhi
3213:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5609              		.loc 1 3213 0
 5610 1b3e 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5611 1b40 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5612 1b42 1343     		orrs	r3, r3, r2
 5613 1b44 9BB2     		uxth	r3, r3
 5614 1b46 43F00103 		orr	r3, r3, #1
 5615 1b4a BB82     		strh	r3, [r7, #20]	@ movhi
3214:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3215:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3216:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 5616              		.loc 1 3216 0
 5617 1b4c FB68     		ldr	r3, [r7, #12]
 5618 1b4e FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5619 1b50 1A83     		strh	r2, [r3, #24]	@ movhi
3217:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 5620              		.loc 1 3217 0
 5621 1b52 FB68     		ldr	r3, [r7, #12]
 5622 1b54 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5623 1b56 1A84     		strh	r2, [r3, #32]	@ movhi
3218:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5624              		.loc 1 3218 0
 5625 1b58 07F11C07 		add	r7, r7, #28
 5626 1b5c BD46     		mov	sp, r7
 5627 1b5e 80BC     		pop	{r7}
 5628 1b60 7047     		bx	lr
 5629              		.cfi_endproc
 5630              	.LFE198:
 5632 1b62 00BF     		.align	2
 5633              		.thumb
 5634              		.thumb_func
 5636              	TI2_Config:
 5637              	.LFB199:
3219:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3220:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3221:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI2 as Input.
3222:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
3223:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *         peripheral.
3224:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3225:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3226:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3227:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3228:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge   
3229:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3230:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3231:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
3232:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
3233:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
3234:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3235:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3236:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3237:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3238:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3239:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3240:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5638              		.loc 1 3240 0
 5639              		.cfi_startproc
 5640              		@ args = 0, pretend = 0, frame = 24
 5641              		@ frame_needed = 1, uses_anonymous_args = 0
 5642              		@ link register save eliminated.
 5643 1b64 80B4     		push	{r7}
 5644              	.LCFI267:
 5645              		.cfi_def_cfa_offset 4
 5646              		.cfi_offset 7, -4
 5647 1b66 87B0     		sub	sp, sp, #28
 5648              	.LCFI268:
 5649              		.cfi_def_cfa_offset 32
 5650 1b68 00AF     		add	r7, sp, #0
 5651              	.LCFI269:
 5652              		.cfi_def_cfa_register 7
 5653 1b6a F860     		str	r0, [r7, #12]
 5654 1b6c 7981     		strh	r1, [r7, #10]	@ movhi
 5655 1b6e 3A81     		strh	r2, [r7, #8]	@ movhi
 5656 1b70 FB80     		strh	r3, [r7, #6]	@ movhi
3241:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 5657              		.loc 1 3241 0
 5658 1b72 4FF00003 		mov	r3, #0
 5659 1b76 FB82     		strh	r3, [r7, #22]	@ movhi
 5660 1b78 4FF00003 		mov	r3, #0
 5661 1b7c BB82     		strh	r3, [r7, #20]	@ movhi
 5662 1b7e 4FF00003 		mov	r3, #0
 5663 1b82 7B82     		strh	r3, [r7, #18]	@ movhi
3242:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3243:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3244:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 5664              		.loc 1 3244 0
 5665 1b84 FB68     		ldr	r3, [r7, #12]
 5666 1b86 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5667 1b88 9BB2     		uxth	r3, r3
 5668 1b8a 23F01003 		bic	r3, r3, #16
 5669 1b8e 9AB2     		uxth	r2, r3
 5670 1b90 FB68     		ldr	r3, [r7, #12]
 5671 1b92 1A84     		strh	r2, [r3, #32]	@ movhi
3245:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5672              		.loc 1 3245 0
 5673 1b94 FB68     		ldr	r3, [r7, #12]
 5674 1b96 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5675 1b98 FB82     		strh	r3, [r7, #22]	@ movhi
3246:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 5676              		.loc 1 3246 0
 5677 1b9a FB68     		ldr	r3, [r7, #12]
 5678 1b9c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5679 1b9e BB82     		strh	r3, [r7, #20]	@ movhi
3247:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 5680              		.loc 1 3247 0
 5681 1ba0 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5682 1ba2 4FEA0313 		lsl	r3, r3, #4
 5683 1ba6 7B82     		strh	r3, [r7, #18]	@ movhi
3248:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3249:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3250:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 5684              		.loc 1 3250 0
 5685 1ba8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5686 1baa 23F44073 		bic	r3, r3, #768
 5687 1bae 4FEA0353 		lsl	r3, r3, #20
 5688 1bb2 4FEA1353 		lsr	r3, r3, #20
 5689 1bb6 FB82     		strh	r3, [r7, #22]	@ movhi
3251:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 5690              		.loc 1 3251 0
 5691 1bb8 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5692 1bba 4FEA0333 		lsl	r3, r3, #12
 5693 1bbe 9AB2     		uxth	r2, r3
 5694 1bc0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5695 1bc2 1343     		orrs	r3, r3, r2
 5696 1bc4 FB82     		strh	r3, [r7, #22]	@ movhi
3252:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 5697              		.loc 1 3252 0
 5698 1bc6 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5699 1bc8 4FEA0323 		lsl	r3, r3, #8
 5700 1bcc 9AB2     		uxth	r2, r3
 5701 1bce FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5702 1bd0 1343     		orrs	r3, r3, r2
 5703 1bd2 FB82     		strh	r3, [r7, #22]	@ movhi
3253:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3254:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3255:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 5704              		.loc 1 3255 0
 5705 1bd4 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5706 1bd6 23F0A003 		bic	r3, r3, #160
 5707 1bda BB82     		strh	r3, [r7, #20]	@ movhi
3256:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 5708              		.loc 1 3256 0
 5709 1bdc 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5710 1bde BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5711 1be0 1343     		orrs	r3, r3, r2
 5712 1be2 9BB2     		uxth	r3, r3
 5713 1be4 43F01003 		orr	r3, r3, #16
 5714 1be8 BB82     		strh	r3, [r7, #20]	@ movhi
3257:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3258:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3259:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 5715              		.loc 1 3259 0
 5716 1bea FB68     		ldr	r3, [r7, #12]
 5717 1bec FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5718 1bee 1A83     		strh	r2, [r3, #24]	@ movhi
3260:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 5719              		.loc 1 3260 0
 5720 1bf0 FB68     		ldr	r3, [r7, #12]
 5721 1bf2 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5722 1bf4 1A84     		strh	r2, [r3, #32]	@ movhi
3261:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5723              		.loc 1 3261 0
 5724 1bf6 07F11C07 		add	r7, r7, #28
 5725 1bfa BD46     		mov	sp, r7
 5726 1bfc 80BC     		pop	{r7}
 5727 1bfe 7047     		bx	lr
 5728              		.cfi_endproc
 5729              	.LFE199:
 5731              		.align	2
 5732              		.thumb
 5733              		.thumb_func
 5735              	TI3_Config:
 5736              	.LFB200:
3262:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3263:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3264:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI3 as Input.
3265:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3266:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3267:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3268:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3269:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3270:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge         
3271:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3272:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3273:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
3274:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
3275:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
3276:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3277:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3278:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3279:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3280:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3281:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3282:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5737              		.loc 1 3282 0
 5738              		.cfi_startproc
 5739              		@ args = 0, pretend = 0, frame = 24
 5740              		@ frame_needed = 1, uses_anonymous_args = 0
 5741              		@ link register save eliminated.
 5742 1c00 80B4     		push	{r7}
 5743              	.LCFI270:
 5744              		.cfi_def_cfa_offset 4
 5745              		.cfi_offset 7, -4
 5746 1c02 87B0     		sub	sp, sp, #28
 5747              	.LCFI271:
 5748              		.cfi_def_cfa_offset 32
 5749 1c04 00AF     		add	r7, sp, #0
 5750              	.LCFI272:
 5751              		.cfi_def_cfa_register 7
 5752 1c06 F860     		str	r0, [r7, #12]
 5753 1c08 7981     		strh	r1, [r7, #10]	@ movhi
 5754 1c0a 3A81     		strh	r2, [r7, #8]	@ movhi
 5755 1c0c FB80     		strh	r3, [r7, #6]	@ movhi
3283:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 5756              		.loc 1 3283 0
 5757 1c0e 4FF00003 		mov	r3, #0
 5758 1c12 FB82     		strh	r3, [r7, #22]	@ movhi
 5759 1c14 4FF00003 		mov	r3, #0
 5760 1c18 BB82     		strh	r3, [r7, #20]	@ movhi
 5761 1c1a 4FF00003 		mov	r3, #0
 5762 1c1e 7B82     		strh	r3, [r7, #18]	@ movhi
3284:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3285:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3286:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 5763              		.loc 1 3286 0
 5764 1c20 FB68     		ldr	r3, [r7, #12]
 5765 1c22 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5766 1c24 9BB2     		uxth	r3, r3
 5767 1c26 23F48073 		bic	r3, r3, #256
 5768 1c2a 9AB2     		uxth	r2, r3
 5769 1c2c FB68     		ldr	r3, [r7, #12]
 5770 1c2e 1A84     		strh	r2, [r3, #32]	@ movhi
3287:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 5771              		.loc 1 3287 0
 5772 1c30 FB68     		ldr	r3, [r7, #12]
 5773 1c32 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5774 1c34 FB82     		strh	r3, [r7, #22]	@ movhi
3288:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 5775              		.loc 1 3288 0
 5776 1c36 FB68     		ldr	r3, [r7, #12]
 5777 1c38 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5778 1c3a BB82     		strh	r3, [r7, #20]	@ movhi
3289:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 5779              		.loc 1 3289 0
 5780 1c3c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5781 1c3e 4FEA0323 		lsl	r3, r3, #8
 5782 1c42 7B82     		strh	r3, [r7, #18]	@ movhi
3290:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3291:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3292:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 5783              		.loc 1 3292 0
 5784 1c44 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5785 1c46 23F0F303 		bic	r3, r3, #243
 5786 1c4a FB82     		strh	r3, [r7, #22]	@ movhi
3293:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 5787              		.loc 1 3293 0
 5788 1c4c FB88     		ldrh	r3, [r7, #6]	@ movhi
 5789 1c4e 4FEA0313 		lsl	r3, r3, #4
 5790 1c52 9AB2     		uxth	r2, r3
 5791 1c54 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5792 1c56 1343     		orrs	r3, r3, r2
 5793 1c58 9AB2     		uxth	r2, r3
 5794 1c5a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5795 1c5c 1343     		orrs	r3, r3, r2
 5796 1c5e FB82     		strh	r3, [r7, #22]	@ movhi
3294:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3295:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3296:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 5797              		.loc 1 3296 0
 5798 1c60 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5799 1c62 23F42063 		bic	r3, r3, #2560
 5800 1c66 BB82     		strh	r3, [r7, #20]	@ movhi
3297:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 5801              		.loc 1 3297 0
 5802 1c68 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5803 1c6a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5804 1c6c 1343     		orrs	r3, r3, r2
 5805 1c6e 9BB2     		uxth	r3, r3
 5806 1c70 43F48073 		orr	r3, r3, #256
 5807 1c74 BB82     		strh	r3, [r7, #20]	@ movhi
3298:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3299:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3300:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 5808              		.loc 1 3300 0
 5809 1c76 FB68     		ldr	r3, [r7, #12]
 5810 1c78 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5811 1c7a 9A83     		strh	r2, [r3, #28]	@ movhi
3301:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer;
 5812              		.loc 1 3301 0
 5813 1c7c FB68     		ldr	r3, [r7, #12]
 5814 1c7e BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5815 1c80 1A84     		strh	r2, [r3, #32]	@ movhi
3302:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5816              		.loc 1 3302 0
 5817 1c82 07F11C07 		add	r7, r7, #28
 5818 1c86 BD46     		mov	sp, r7
 5819 1c88 80BC     		pop	{r7}
 5820 1c8a 7047     		bx	lr
 5821              		.cfi_endproc
 5822              	.LFE200:
 5824              		.align	2
 5825              		.thumb
 5826              		.thumb_func
 5828              	TI4_Config:
 5829              	.LFB201:
3303:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3304:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** /**
3305:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @brief  Configure the TI4 as Input.
3306:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
3307:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
3308:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3309:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Rising
3310:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_Falling
3311:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICPolarity_BothEdge     
3312:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
3313:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter can be one of the following values:
3314:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
3315:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
3316:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *            @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
3317:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
3318:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   *          This parameter must be a value between 0x00 and 0x0F.
3319:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   * @retval None
3320:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   */
3321:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
3322:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****                        uint16_t TIM_ICFilter)
3323:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** {
 5830              		.loc 1 3323 0
 5831              		.cfi_startproc
 5832              		@ args = 0, pretend = 0, frame = 24
 5833              		@ frame_needed = 1, uses_anonymous_args = 0
 5834              		@ link register save eliminated.
 5835 1c8c 80B4     		push	{r7}
 5836              	.LCFI273:
 5837              		.cfi_def_cfa_offset 4
 5838              		.cfi_offset 7, -4
 5839 1c8e 87B0     		sub	sp, sp, #28
 5840              	.LCFI274:
 5841              		.cfi_def_cfa_offset 32
 5842 1c90 00AF     		add	r7, sp, #0
 5843              	.LCFI275:
 5844              		.cfi_def_cfa_register 7
 5845 1c92 F860     		str	r0, [r7, #12]
 5846 1c94 7981     		strh	r1, [r7, #10]	@ movhi
 5847 1c96 3A81     		strh	r2, [r7, #8]	@ movhi
 5848 1c98 FB80     		strh	r3, [r7, #6]	@ movhi
3324:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 5849              		.loc 1 3324 0
 5850 1c9a 4FF00003 		mov	r3, #0
 5851 1c9e FB82     		strh	r3, [r7, #22]	@ movhi
 5852 1ca0 4FF00003 		mov	r3, #0
 5853 1ca4 BB82     		strh	r3, [r7, #20]	@ movhi
 5854 1ca6 4FF00003 		mov	r3, #0
 5855 1caa 7B82     		strh	r3, [r7, #18]	@ movhi
3325:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3326:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3327:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 5856              		.loc 1 3327 0
 5857 1cac FB68     		ldr	r3, [r7, #12]
 5858 1cae 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5859 1cb0 9BB2     		uxth	r3, r3
 5860 1cb2 23F48053 		bic	r3, r3, #4096
 5861 1cb6 9AB2     		uxth	r2, r3
 5862 1cb8 FB68     		ldr	r3, [r7, #12]
 5863 1cba 1A84     		strh	r2, [r3, #32]	@ movhi
3328:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 5864              		.loc 1 3328 0
 5865 1cbc FB68     		ldr	r3, [r7, #12]
 5866 1cbe 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5867 1cc0 FB82     		strh	r3, [r7, #22]	@ movhi
3329:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer = TIMx->CCER;
 5868              		.loc 1 3329 0
 5869 1cc2 FB68     		ldr	r3, [r7, #12]
 5870 1cc4 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5871 1cc6 BB82     		strh	r3, [r7, #20]	@ movhi
3330:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 5872              		.loc 1 3330 0
 5873 1cc8 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5874 1cca 4FEA0333 		lsl	r3, r3, #12
 5875 1cce 7B82     		strh	r3, [r7, #18]	@ movhi
3331:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3332:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Input and set the filter */
3333:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 5876              		.loc 1 3333 0
 5877 1cd0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5878 1cd2 23F44073 		bic	r3, r3, #768
 5879 1cd6 4FEA0353 		lsl	r3, r3, #20
 5880 1cda 4FEA1353 		lsr	r3, r3, #20
 5881 1cde FB82     		strh	r3, [r7, #22]	@ movhi
3334:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 5882              		.loc 1 3334 0
 5883 1ce0 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5884 1ce2 4FEA0323 		lsl	r3, r3, #8
 5885 1ce6 9AB2     		uxth	r2, r3
 5886 1ce8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5887 1cea 1343     		orrs	r3, r3, r2
 5888 1cec FB82     		strh	r3, [r7, #22]	@ movhi
3335:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 5889              		.loc 1 3335 0
 5890 1cee FB88     		ldrh	r3, [r7, #6]	@ movhi
 5891 1cf0 4FEA0333 		lsl	r3, r3, #12
 5892 1cf4 9AB2     		uxth	r2, r3
 5893 1cf6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5894 1cf8 1343     		orrs	r3, r3, r2
 5895 1cfa FB82     		strh	r3, [r7, #22]	@ movhi
3336:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3337:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3338:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 5896              		.loc 1 3338 0
 5897 1cfc BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5898 1cfe 23F40053 		bic	r3, r3, #8192
 5899 1d02 4FEA4343 		lsl	r3, r3, #17
 5900 1d06 4FEA5343 		lsr	r3, r3, #17
 5901 1d0a BB82     		strh	r3, [r7, #20]	@ movhi
3339:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 5902              		.loc 1 3339 0
 5903 1d0c 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5904 1d0e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5905 1d10 1343     		orrs	r3, r3, r2
 5906 1d12 9BB2     		uxth	r3, r3
 5907 1d14 43F48053 		orr	r3, r3, #4096
 5908 1d18 BB82     		strh	r3, [r7, #20]	@ movhi
3340:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** 
3341:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3342:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 5909              		.loc 1 3342 0
 5910 1d1a FB68     		ldr	r3, [r7, #12]
 5911 1d1c FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5912 1d1e 9A83     		strh	r2, [r3, #28]	@ movhi
3343:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c ****   TIMx->CCER = tmpccer ;
 5913              		.loc 1 3343 0
 5914 1d20 FB68     		ldr	r3, [r7, #12]
 5915 1d22 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5916 1d24 1A84     		strh	r2, [r3, #32]	@ movhi
3344:../Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c **** }
 5917              		.loc 1 3344 0
 5918 1d26 07F11C07 		add	r7, r7, #28
 5919 1d2a BD46     		mov	sp, r7
 5920 1d2c 80BC     		pop	{r7}
 5921 1d2e 7047     		bx	lr
 5922              		.cfi_endproc
 5923              	.LFE201:
 5925              	.Letext0:
 5926              		.file 2 "/opt/CodeSourcery/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/st
 5927              		.file 3 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/CMSIS/Device/ST/STM
 5928              		.file 4 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/STM32F4xx_StdPeriph
 5929              		.file 5 "/home/dev/arm/stm32/stm32f4/stm32f4-discovery/apps/template/Libraries/CMSIS/Include/core_
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_tim.c
     /tmp/ccmfJ2UJ.s:18     .text:00000000 $t
     /tmp/ccmfJ2UJ.s:23     .text:00000000 TIM_DeInit
     /tmp/ccmfJ2UJ.s:257    .text:000001ec $d
     /tmp/ccmfJ2UJ.s:273    .text:00000220 $t
     /tmp/ccmfJ2UJ.s:278    .text:00000220 TIM_TimeBaseInit
     /tmp/ccmfJ2UJ.s:409    .text:000002dc $d
     /tmp/ccmfJ2UJ.s:419    .text:000002f8 $t
     /tmp/ccmfJ2UJ.s:424    .text:000002f8 TIM_TimeBaseStructInit
     /tmp/ccmfJ2UJ.s:475    .text:00000334 TIM_PrescalerConfig
     /tmp/ccmfJ2UJ.s:518    .text:0000035c TIM_CounterModeConfig
     /tmp/ccmfJ2UJ.s:571    .text:00000394 TIM_SetCounter
     /tmp/ccmfJ2UJ.s:607    .text:000003b0 TIM_SetAutoreload
     /tmp/ccmfJ2UJ.s:643    .text:000003cc TIM_GetCounter
     /tmp/ccmfJ2UJ.s:678    .text:000003e4 TIM_GetPrescaler
     /tmp/ccmfJ2UJ.s:714    .text:00000400 TIM_UpdateDisableConfig
     /tmp/ccmfJ2UJ.s:770    .text:00000440 TIM_UpdateRequestConfig
     /tmp/ccmfJ2UJ.s:826    .text:00000480 TIM_ARRPreloadConfig
     /tmp/ccmfJ2UJ.s:882    .text:000004c0 TIM_SelectOnePulseMode
     /tmp/ccmfJ2UJ.s:932    .text:000004f8 TIM_SetClockDivision
     /tmp/ccmfJ2UJ.s:982    .text:00000530 TIM_Cmd
     /tmp/ccmfJ2UJ.s:1038   .text:00000570 TIM_OC1Init
     /tmp/ccmfJ2UJ.s:1191   .text:00000660 $d
     /tmp/ccmfJ2UJ.s:1196   .text:00000668 $t
     /tmp/ccmfJ2UJ.s:1201   .text:00000668 TIM_OC2Init
     /tmp/ccmfJ2UJ.s:1368   .text:00000784 $d
     /tmp/ccmfJ2UJ.s:1373   .text:0000078c $t
     /tmp/ccmfJ2UJ.s:1378   .text:0000078c TIM_OC3Init
     /tmp/ccmfJ2UJ.s:1543   .text:000008a0 $d
     /tmp/ccmfJ2UJ.s:1548   .text:000008a8 $t
     /tmp/ccmfJ2UJ.s:1553   .text:000008a8 TIM_OC4Init
     /tmp/ccmfJ2UJ.s:1684   .text:0000097c $d
     /tmp/ccmfJ2UJ.s:1689   .text:00000984 $t
     /tmp/ccmfJ2UJ.s:1694   .text:00000984 TIM_OCStructInit
     /tmp/ccmfJ2UJ.s:1757   .text:000009d8 TIM_SelectOCxM
     /tmp/ccmfJ2UJ.s:1879   .text:00000a98 TIM_SetCompare1
     /tmp/ccmfJ2UJ.s:1915   .text:00000ab4 TIM_SetCompare2
     /tmp/ccmfJ2UJ.s:1951   .text:00000ad0 TIM_SetCompare3
     /tmp/ccmfJ2UJ.s:1987   .text:00000aec TIM_SetCompare4
     /tmp/ccmfJ2UJ.s:2023   .text:00000b08 TIM_ForcedOC1Config
     /tmp/ccmfJ2UJ.s:2076   .text:00000b40 TIM_ForcedOC2Config
     /tmp/ccmfJ2UJ.s:2131   .text:00000b80 TIM_ForcedOC3Config
     /tmp/ccmfJ2UJ.s:2184   .text:00000bb8 TIM_ForcedOC4Config
     /tmp/ccmfJ2UJ.s:2239   .text:00000bf8 TIM_OC1PreloadConfig
     /tmp/ccmfJ2UJ.s:2292   .text:00000c30 TIM_OC2PreloadConfig
     /tmp/ccmfJ2UJ.s:2347   .text:00000c70 TIM_OC3PreloadConfig
     /tmp/ccmfJ2UJ.s:2400   .text:00000ca8 TIM_OC4PreloadConfig
     /tmp/ccmfJ2UJ.s:2455   .text:00000ce8 TIM_OC1FastConfig
     /tmp/ccmfJ2UJ.s:2508   .text:00000d20 TIM_OC2FastConfig
     /tmp/ccmfJ2UJ.s:2563   .text:00000d60 TIM_OC3FastConfig
     /tmp/ccmfJ2UJ.s:2616   .text:00000d98 TIM_OC4FastConfig
     /tmp/ccmfJ2UJ.s:2671   .text:00000dd8 TIM_ClearOC1Ref
     /tmp/ccmfJ2UJ.s:2724   .text:00000e10 TIM_ClearOC2Ref
     /tmp/ccmfJ2UJ.s:2780   .text:00000e54 TIM_ClearOC3Ref
     /tmp/ccmfJ2UJ.s:2833   .text:00000e8c TIM_ClearOC4Ref
     /tmp/ccmfJ2UJ.s:2889   .text:00000ed0 TIM_OC1PolarityConfig
     /tmp/ccmfJ2UJ.s:2942   .text:00000f08 TIM_OC1NPolarityConfig
     /tmp/ccmfJ2UJ.s:2995   .text:00000f40 TIM_OC2PolarityConfig
     /tmp/ccmfJ2UJ.s:3050   .text:00000f80 TIM_OC2NPolarityConfig
     /tmp/ccmfJ2UJ.s:3105   .text:00000fc0 TIM_OC3PolarityConfig
     /tmp/ccmfJ2UJ.s:3160   .text:00001000 TIM_OC3NPolarityConfig
     /tmp/ccmfJ2UJ.s:3215   .text:00001040 TIM_OC4PolarityConfig
     /tmp/ccmfJ2UJ.s:3270   .text:00001080 TIM_CCxCmd
     /tmp/ccmfJ2UJ.s:3336   .text:000010dc TIM_CCxNCmd
     /tmp/ccmfJ2UJ.s:3402   .text:00001138 TIM_ICInit
     /tmp/ccmfJ2UJ.s:5549   .text:00001ae4 TI1_Config
     /tmp/ccmfJ2UJ.s:3855   .text:00001340 TIM_SetIC1Prescaler
     /tmp/ccmfJ2UJ.s:5636   .text:00001b64 TI2_Config
     /tmp/ccmfJ2UJ.s:3905   .text:00001378 TIM_SetIC2Prescaler
     /tmp/ccmfJ2UJ.s:5735   .text:00001c00 TI3_Config
     /tmp/ccmfJ2UJ.s:3957   .text:000013b4 TIM_SetIC3Prescaler
     /tmp/ccmfJ2UJ.s:5828   .text:00001c8c TI4_Config
     /tmp/ccmfJ2UJ.s:4007   .text:000013ec TIM_SetIC4Prescaler
     /tmp/ccmfJ2UJ.s:3531   .text:000011e0 TIM_ICStructInit
     /tmp/ccmfJ2UJ.s:3582   .text:0000121c TIM_PWMIConfig
     /tmp/ccmfJ2UJ.s:3715   .text:000012e0 TIM_GetCapture1
     /tmp/ccmfJ2UJ.s:3750   .text:000012f8 TIM_GetCapture2
     /tmp/ccmfJ2UJ.s:3785   .text:00001310 TIM_GetCapture3
     /tmp/ccmfJ2UJ.s:3820   .text:00001328 TIM_GetCapture4
     /tmp/ccmfJ2UJ.s:4059   .text:00001428 TIM_BDTRConfig
     /tmp/ccmfJ2UJ.s:4130   .text:00001478 TIM_BDTRStructInit
     /tmp/ccmfJ2UJ.s:4189   .text:000014c4 TIM_CtrlPWMOutputs
     /tmp/ccmfJ2UJ.s:4247   .text:00001514 TIM_SelectCOM
     /tmp/ccmfJ2UJ.s:4303   .text:00001554 TIM_CCPreloadControl
     /tmp/ccmfJ2UJ.s:4359   .text:00001594 TIM_ITConfig
     /tmp/ccmfJ2UJ.s:4421   .text:000015dc TIM_GenerateEvent
     /tmp/ccmfJ2UJ.s:4458   .text:000015f8 TIM_GetFlagStatus
     /tmp/ccmfJ2UJ.s:4515   .text:00001638 TIM_ClearFlag
     /tmp/ccmfJ2UJ.s:4554   .text:0000165c TIM_GetITStatus
     /tmp/ccmfJ2UJ.s:4629   .text:000016bc TIM_ClearITPendingBit
     /tmp/ccmfJ2UJ.s:4668   .text:000016e0 TIM_DMAConfig
     /tmp/ccmfJ2UJ.s:4710   .text:00001708 TIM_DMACmd
     /tmp/ccmfJ2UJ.s:4772   .text:00001750 TIM_SelectCCDMA
     /tmp/ccmfJ2UJ.s:4828   .text:00001790 TIM_InternalClockConfig
     /tmp/ccmfJ2UJ.s:4867   .text:000017b4 TIM_ITRxExternalClockConfig
     /tmp/ccmfJ2UJ.s:5092   .text:000018c4 TIM_SelectInputTrigger
     /tmp/ccmfJ2UJ.s:4912   .text:000017e4 TIM_TIxExternalClockConfig
     /tmp/ccmfJ2UJ.s:4979   .text:0000183c TIM_ETRClockMode1Config
     /tmp/ccmfJ2UJ.s:5295   .text:000019a4 TIM_ETRConfig
     /tmp/ccmfJ2UJ.s:5045   .text:00001890 TIM_ETRClockMode2Config
     /tmp/ccmfJ2UJ.s:5145   .text:000018fc TIM_SelectOutputTrigger
     /tmp/ccmfJ2UJ.s:5195   .text:00001934 TIM_SelectSlaveMode
     /tmp/ccmfJ2UJ.s:5245   .text:0000196c TIM_SelectMasterSlaveMode
     /tmp/ccmfJ2UJ.s:5357   .text:000019f0 TIM_EncoderInterfaceConfig
     /tmp/ccmfJ2UJ.s:5457   .text:00001a84 TIM_SelectHallSensor
     /tmp/ccmfJ2UJ.s:5513   .text:00001ac4 TIM_RemapConfig
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.ee386580922180e5cad1057f989de60d
                           .group:00000000 wm4.stm32f4xx.h.54.6e1f0ee5c76cc1e53c8ea6d18297b5fd
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_adc.h.108.1710484bf41297b93f825b3b15cbdff8
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_hash.h.31.5c109425d30f0b9cc0a26ad38182d91f
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.misc.h.31.041217492a6cb86f2fb26099f373a465
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_tim.h.175.5ab16aeded9dffb419c21a749a6e037f

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
