// 4-bit x 4-bit unsigned array multiplier with registered inputs and output.
// 16 AND gates + 12 full adders (3 rows of 4), latency of 2 clock cycles.
`timescale 1ns / 1ps

module mult_array (
    input  wire       clk,
    input  wire       rst_n,
    input  wire [3:0] a,
    input  wire [3:0] b,
    output reg  [7:0] p
);

    // Input registers
    reg [3:0] a_r;
    reg [3:0] b_r;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_r <= 4'd0;
            b_r <= 4'd0;
        end else begin
            a_r <= a;
            b_r <= b;
        end
    end

    // Partial products: ppi[j] = a[j] & b[i]
    wire [3:0] pp0 = a_r & {4{b_r[0]}};
    wire [3:0] pp1 = a_r & {4{b_r[1]}};
    wire [3:0] pp2 = a_r & {4{b_r[2]}};
    wire [3:0] pp3 = a_r & {4{b_r[3]}};

    // Row 0: no adders, pass upper three bits down
    wire [3:0] r0 = {1'b0, pp0[3:1]};

    // Row 1
    wire [4:0] c1;
    wire [3:0] s1;
    assign c1[0] = 1'b0;

    genvar j;
    generate
        for (j = 0; j < 4; j = j + 1) begin : row1
            full_adder fa (
                .a   (pp1[j]),
                .b   (r0[j]),
                .cin (c1[j]),
                .sum (s1[j]),
                .cout(c1[j+1])
            );
        end
    endgenerate

    wire [3:0] r1 = {c1[4], s1[3:1]};

    // Row 2
    wire [4:0] c2;
    wire [3:0] s2;
    assign c2[0] = 1'b0;

    generate
        for (j = 0; j < 4; j = j + 1) begin : row2
            full_adder fa (
                .a   (pp2[j]),
                .b   (r1[j]),
                .cin (c2[j]),
                .sum (s2[j]),
                .cout(c2[j+1])
            );
        end
    endgenerate

    wire [3:0] r2 = {c2[4], s2[3:1]};

    // Row 3
    wire [4:0] c3;
    wire [3:0] s3;
    assign c3[0] = 1'b0;

    generate
        for (j = 0; j < 4; j = j + 1) begin : row3
            full_adder fa (
                .a   (pp3[j]),
                .b   (r2[j]),
                .cin (c3[j]),
                .sum (s3[j]),
                .cout(c3[j+1])
            );
        end
    endgenerate

    wire [7:0] product = {c3[4], s3[3:1], s3[0], s2[0], s1[0], pp0[0]};

    // Output register
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            p <= 8'd0;
        else
            p <= product;
    end

endmodule
