# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_xor2_0_0/sim/One_Bit_Full_Adder_xup_xor2_0_0.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_xor2_0_1/sim/One_Bit_Full_Adder_xup_xor2_0_1.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_and2_0_0/sim/One_Bit_Full_Adder_xup_and2_0_0.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_and2_0_1/sim/One_Bit_Full_Adder_xup_and2_0_1.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/ip/One_Bit_Full_Adder_xup_or2_0_0/sim/One_Bit_Full_Adder_xup_or2_0_0.v" \
"../../../../joh19042_EE2301_lab_1A.ip_user_files/bd/One_Bit_Full_Adder/sim/One_Bit_Full_Adder.v" \
"../../../../joh19042_EE2301_lab_1A.gen/sources_1/bd/One_Bit_Full_Adder/hdl/One_Bit_Full_Adder_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
