#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec 19 16:06:30 2019
# Process ID: 3744
# Current directory: D:/Vivado/Xilinx/single-cycle-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20112 D:\Vivado\Xilinx\single-cycle-CPU\single-cycle-CPU.xpr
# Log file: D:/Vivado/Xilinx/single-cycle-CPU/vivado.log
# Journal file: D:/Vivado/Xilinx/single-cycle-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 829.605 ; gain = 113.277
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst_n' as interface 'rst_n'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
ipx::package_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 865.395 ; gain = 7.570
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  d:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:single_cycle_cpu:1.0'. The one found in IP location 'd:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs' will take precedence over the same IP in location d:/vivado/xilinx/single-cycle-cpu/single-cycle-cpu.srcs/sources_1/new
create_bd_design "design_1"
Wrote  : <D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 950.383 ; gain = 70.457
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1011.805 ; gain = 47.664
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.141 ; gain = 10.336
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_2
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
</axi_gpio_1/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41210000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_2/S_AXI]
</axi_gpio_2/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41220000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_3/S_AXI]
</axi_gpio_3/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41230000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_4/S_AXI]
</axi_gpio_4/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41240000 [ 64K ]>
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_OUTPUTS {1} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_3]
endgroup
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_4]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:single_cycle_cpu:1.0 single_cycle_cpu_0
endgroup
set_property location {4 1154 84} [get_bd_cells single_cycle_cpu_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins single_cycle_cpu_0/clk]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio_io_o(undef) and /single_cycle_cpu_0/clk(clk)
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins single_cycle_cpu_0/rst_n]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_0/gpio2_io_o(undef) and /single_cycle_cpu_0/rst_n(rst)
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_a_o] [get_bd_pins axi_gpio_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_b_o] [get_bd_pins axi_gpio_1/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_b] [get_bd_pins axi_gpio_2/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_a] [get_bd_pins axi_gpio_2/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins single_cycle_cpu_0/imm] [get_bd_pins axi_gpio_3/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins single_cycle_cpu_0/cur_pc] [get_bd_pins axi_gpio_3/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins single_cycle_cpu_0/inst] [get_bd_pins axi_gpio_4/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
delete_bd_objs [get_bd_nets single_cycle_cpu_0_inst]
connect_bd_net [get_bd_pins single_cycle_cpu_0/bus_wo] [get_bd_pins axi_gpio_4/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins single_cycle_cpu_0/next_pc] [get_bd_pins axi_gpio_4/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_5
endgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_5]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_5/S_AXI]
</axi_gpio_5/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41250000 [ 64K ]>
regenerate_bd_layout
connect_bd_net [get_bd_pins single_cycle_cpu_0/inst] [get_bd_pins axi_gpio_5/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_5/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
regenerate_bd_layout
regenerate_bd_layout
make_wrapper -files [get_files D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1191.648 ; gain = 89.305
add_files -norecurse D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top design_1_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block single_cycle_cpu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Dec 19 16:33:21 2019] Launched design_1_axi_gpio_4_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_axi_gpio_2_0_synth_1, design_1_axi_gpio_3_0_synth_1, design_1_single_cycle_cpu_0_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_5_0_synth_1...
Run output will be captured here:
design_1_axi_gpio_4_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_axi_gpio_4_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_axi_gpio_2_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_axi_gpio_2_0_synth_1/runme.log
design_1_axi_gpio_3_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_axi_gpio_3_0_synth_1/runme.log
design_1_single_cycle_cpu_0_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_single_cycle_cpu_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_5_0_synth_1: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/design_1_axi_gpio_5_0_synth_1/runme.log
[Thu Dec 19 16:33:25 2019] Launched synth_1...
Run output will be captured here: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1299.773 ; gain = 94.734
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : <D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 4
[Thu Dec 19 16:48:14 2019] Launched impl_1...
Run output will be captured here: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Dec 19 16:53:33 2019] Launched impl_1...
Run output will be captured here: D:/Vivado/Xilinx/single-cycle-CPU/single-cycle-CPU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/Xilinx/single-cycle-CPU/.Xil/Vivado-3744-DESKTOP-4JFA5FP/dcp2/design_1_wrapper_board.xdc]
Finished Parsing XDC File [D:/Vivado/Xilinx/single-cycle-CPU/.Xil/Vivado-3744-DESKTOP-4JFA5FP/dcp2/design_1_wrapper_board.xdc]
Parsing XDC File [D:/Vivado/Xilinx/single-cycle-CPU/.Xil/Vivado-3744-DESKTOP-4JFA5FP/dcp2/design_1_wrapper_early.xdc]
Finished Parsing XDC File [D:/Vivado/Xilinx/single-cycle-CPU/.Xil/Vivado-3744-DESKTOP-4JFA5FP/dcp2/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1752.508 ; gain = 5.570
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1752.508 ; gain = 5.570
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1845.195 ; gain = 407.262
open_report: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1882.570 ; gain = 15.176
write_bd_tcl -force D:/Vivado/Xilinx/single-cycle-CPU/design_1.tcl
INFO: [BD 5-148] Tcl file written out <D:/Vivado/Xilinx/single-cycle-CPU/design_1.tcl>.

regenerate_bd_layout
save_bd_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 22:25:26 2019...
