Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon Jun 18 07:39:45 2018
| Host             : Lenovo-PC running 64-bit major release  (build 9200)
| Command          : report_power -file sccomp_dataflow_power_routed.rpt -pb sccomp_dataflow_power_summary_routed.pb -rpx sccomp_dataflow_power_routed.rpx
| Design           : sccomp_dataflow
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.341 |
| Dynamic (W)              | 0.243 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.4  |
| Junction Temperature (C) | 26.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |        5 |       --- |             --- |
| Slice Logic    |     0.030 |    74914 |       --- |             --- |
|   LUT as Logic |     0.028 |    25944 |     63400 |           40.92 |
|   F7/F8 Muxes  |     0.002 |    12064 |     63400 |           19.03 |
|   CARRY4       |    <0.001 |      145 |     15850 |            0.91 |
|   Register     |    <0.001 |    35465 |    126800 |           27.97 |
|   BUFG         |    <0.001 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       29 |       --- |             --- |
| Signals        |     0.076 |    50580 |       --- |             --- |
| MMCM           |     0.112 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        4 |       240 |            1.67 |
| I/O            |     0.014 |       34 |       210 |           16.19 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.341 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.133 |       0.117 |      0.016 |
| Vccaux    |       1.800 |     0.081 |       0.062 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------+-----------------+
| Clock              | Domain                      | Constraint (ns) |
+--------------------+-----------------------------+-----------------+
| clk_in             | clk_in                      |            10.0 |
| clk_out1_clk_wiz_0 | clk/inst/clk_out1_clk_wiz_0 |            50.0 |
| clkfbout_clk_wiz_0 | clk/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| sccomp_dataflow    |     0.243 |
|   clk              |     0.112 |
|     inst           |     0.112 |
|   dm               |     0.035 |
|   imem_inst        |     0.003 |
|     U0             |     0.003 |
|   sccpu            |     0.077 |
|     HI             |    <0.001 |
|     LO             |    <0.001 |
|     alu_inst       |     0.003 |
|       as           |    <0.001 |
|       s            |    <0.001 |
|       shifer       |     0.002 |
|     cp0            |    <0.001 |
|     cpu_ref        |     0.069 |
|     divm           |     0.001 |
|       div_inst     |    <0.001 |
|         divu_inst  |    <0.001 |
|       divu_inst    |    <0.001 |
|     mux10          |    <0.001 |
|     mux11          |    <0.001 |
|     mux2           |    <0.001 |
|     mux3           |    <0.001 |
|     mux4           |    <0.001 |
|     mux41          |    <0.001 |
|     mux8           |    <0.001 |
|     npc            |    <0.001 |
|     pc4offset_inst |    <0.001 |
|     pcreg_inst     |     0.001 |
|   seg7             |    <0.001 |
+--------------------+-----------+


