{
    "CompileProcesses": [
        "cgproc.57176.json"
    ],
    "NameTable": {
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "test": [
            "test",
            "x9Hvb",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 83539
    },
    "CurCompileUdps": {},
    "CompileStrategy": "fullobj",
    "PEModules": [],
    "stat": {
        "ru_self_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.052003000000000001,
            "ru_maxrss_kb": 46132,
            "ru_stime_sec": 0.036001999999999999,
            "ru_minflt": 12110,
            "ru_nvcsw": 189,
            "ru_nivcsw": 41
        },
        "ru_childs_cgstart": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "ru_childs_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nvcsw": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 52164.493146118912,
        "CodeGen(%)": 31.578601126256512,
        "nMops": 1252,
        "outputSizePerQuad": 201.0,
        "nQuads": 601,
        "ru_self_end": {
            "ru_majflt": 0,
            "ru_utime_sec": 0.076004000000000002,
            "ru_maxrss_kb": 54424,
            "ru_stime_sec": 0.048002999999999997,
            "ru_minflt": 14566,
            "ru_nvcsw": 283,
            "ru_nivcsw": 61
        },
        "totalObjSize": 121031,
        "quadSpeed": 25040.623307362192,
        "mop/quad": 2.0831946755407653,
        "Frontend(%)": 68.421398873743485
    },
    "CurCompileModules": [
        "...MASTER...",
        "test"
    ],
    "LVLData": [
        "SIM"
    ],
    "Misc": {
        "csrc": "csrc",
        "cwd": "/ufs/vlsi/nks45/VCS_PRSIM",
        "default_output_dir": "csrc",
        "csrc_abs": "/ufs/vlsi/nks45/VCS_PRSIM/csrc",
        "archive_dir": "archive.0",
        "daidir": "simv.daidir",
        "daidir_abs": "/ufs/vlsi/nks45/VCS_PRSIM/simv.daidir"
    },
    "CompileStatus": "Successful"
}