# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../D_flipflop_16/D_flipflop_16.srcs/sources_1/new/D_flipflop.vhd" \
"../../../../CU.srcs/sources_1/new/CU.vhd" \
"../../../../CU.srcs/sim_1/new/Cu_tb.vhd" \

# Do not sort compile order
nosort
