C:/Xilinx/10.1/ISE/verilog/src/glbl.v
N:/K.31/rtf/verilog/src/unisims/GND.v
K:/IP0_K.14/env/Databases/ip/export/rtf/verilog/src/XilinxCoreLib/BLKMEMDP_V6_3.v
//vmware-host/Shared Folders/EE533/lab5_sp26/memory_module/schematics/dchche_tb.tfw
