{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1426668830174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1426668830175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 01:53:49 2015 " "Processing started: Wed Mar 18 01:53:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1426668830175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1426668830175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1426668830175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1426668830844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c/i2c_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c/i2c_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_clk_divider " "Found entity 1: i2c_clk_divider" {  } { { "../I2C/i2c_clk_divider.v" "" { Text "C:/altera/I2C/i2c_clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668830943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668830955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830960 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1426668830966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668830968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830968 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1426668830974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668830976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668830980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2copencore.v 1 1 " "Found 1 design units, including 1 entities, in source file i2copencore.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2COpenCore " "Found entity 1: I2COpenCore" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668830987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668830987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2COpenCore " "Elaborating entity \"I2COpenCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1426668832412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_slave_cam_read I2COpenCore.v(28) " "Verilog HDL or VHDL warning at I2COpenCore.v(28): object \"address_slave_cam_read\" assigned a value but never read" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1426668832414 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2COpenCore.v(114) " "Verilog HDL assignment warning at I2COpenCore.v(114): truncated value with size 32 to match size of target (2)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832418 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 I2COpenCore.v(125) " "Verilog HDL assignment warning at I2COpenCore.v(125): truncated value with size 32 to match size of target (2)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832418 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2COpenCore.v(157) " "Verilog HDL assignment warning at I2COpenCore.v(157): truncated value with size 32 to match size of target (7)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832419 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable I2COpenCore.v(183) " "Verilog HDL Always Construct warning at I2COpenCore.v(183): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1426668832425 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.data_a 0 I2COpenCore.v(30) " "Net \"high_address.data_a\" at I2COpenCore.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832442 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.waddr_a 0 I2COpenCore.v(30) " "Net \"high_address.waddr_a\" at I2COpenCore.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832442 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.data_a 0 I2COpenCore.v(31) " "Net \"low_address.data_a\" at I2COpenCore.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832442 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.waddr_a 0 I2COpenCore.v(31) " "Net \"low_address.waddr_a\" at I2COpenCore.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832443 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.data_a 0 I2COpenCore.v(32) " "Net \"values.data_a\" at I2COpenCore.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832443 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.waddr_a 0 I2COpenCore.v(32) " "Net \"values.waddr_a\" at I2COpenCore.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832443 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "high_address.we_a 0 I2COpenCore.v(30) " "Net \"high_address.we_a\" at I2COpenCore.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832443 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "low_address.we_a 0 I2COpenCore.v(31) " "Net \"low_address.we_a\" at I2COpenCore.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832443 "|I2COpenCore"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "values.we_a 0 I2COpenCore.v(32) " "Net \"values.we_a\" at I2COpenCore.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1426668832444 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable I2COpenCore.v(201) " "Inferred latch for \"enable\" at I2COpenCore.v(201)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 201 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1426668832445 "|I2COpenCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:d1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:d1\"" {  } { { "I2COpenCore.v" "d1" { Text "C:/altera/I2CCore/I2COpenCore.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426668832583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(13) " "Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832584 "|I2COpenCore|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(16) " "Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832585 "|I2COpenCore|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(18) " "Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832585 "|I2COpenCore|debouncer:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:i2c_master " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:i2c_master\"" {  } { { "I2COpenCore.v" "i2c_master" { Text "C:/altera/I2CCore/I2COpenCore.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426668832596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "byte_controller" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426668832604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1426668832611 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(263) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(263): truncated value with size 16 to match size of target (14)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832616 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(264) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(264): truncated value with size 32 to match size of target (14)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1426668832616 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(426): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "" 0 -1 1426668832616 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(426): all case item expressions in this case statement are onehot" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1426668832617 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(422) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(422): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 422 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1 1426668832617 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_debs " "Net \"reset_debs\" is missing source, defaulting to GND" {  } { { "I2COpenCore.v" "reset_debs" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1426668832664 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1426668832664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3524 " "Found entity 1: altsyncram_3524" {  } { { "db/altsyncram_3524.tdf" "" { Text "C:/altera/I2CCore/db/altsyncram_3524.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668834579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668834579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g0b " "Found entity 1: decode_g0b" {  } { { "db/decode_g0b.tdf" "" { Text "C:/altera/I2CCore/db/decode_g0b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668834666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668834666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bsb " "Found entity 1: mux_bsb" {  } { { "db/mux_bsb.tdf" "" { Text "C:/altera/I2CCore/db/mux_bsb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668834757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668834757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k0d " "Found entity 1: mux_k0d" {  } { { "db/mux_k0d.tdf" "" { Text "C:/altera/I2CCore/db/mux_k0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668834939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668834939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/altera/I2CCore/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ki " "Found entity 1: cntr_5ki" {  } { { "db/cntr_5ki.tdf" "" { Text "C:/altera/I2CCore/db/cntr_5ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/altera/I2CCore/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_afj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_afj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_afj " "Found entity 1: cntr_afj" {  } { { "db/cntr_afj.tdf" "" { Text "C:/altera/I2CCore/db/cntr_afj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ki " "Found entity 1: cntr_7ki" {  } { { "db/cntr_7ki.tdf" "" { Text "C:/altera/I2CCore/db/cntr_7ki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/altera/I2CCore/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/altera/I2CCore/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1426668835827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1426668835827 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1426668835980 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 90 C:/altera/I2CCore/db/I2COpenCore.ram2_I2COpenCore_704731bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (90) in the Memory Initialization File \"C:/altera/I2CCore/db/I2COpenCore.ram2_I2COpenCore_704731bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1426668837406 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 90 C:/altera/I2CCore/db/I2COpenCore.ram1_I2COpenCore_704731bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (90) in the Memory Initialization File \"C:/altera/I2CCore/db/I2COpenCore.ram1_I2COpenCore_704731bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1426668837408 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 90 C:/altera/I2CCore/db/I2COpenCore.ram0_I2COpenCore_704731bf.hdl.mif " "Memory depth (128) in the design file differs from memory depth (90) in the Memory Initialization File \"C:/altera/I2CCore/db/I2COpenCore.ram0_I2COpenCore_704731bf.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1426668837410 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 185 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 165 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 161 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 174 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 175 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 178 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 275 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1426668839189 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1426668839190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1426668840211 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1426668844338 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1426668844390 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1426668844391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1426668844540 "|I2COpenCore|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1426668844540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1426668844736 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1426668846191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1426668846281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1426668846281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_buttons\[0\] " "No output dependent on input pin \"user_buttons\[0\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_buttons[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[2\] " "No output dependent on input pin \"user_sw\[2\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[3\] " "No output dependent on input pin \"user_sw\[3\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[4\] " "No output dependent on input pin \"user_sw\[4\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[5\] " "No output dependent on input pin \"user_sw\[5\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[6\] " "No output dependent on input pin \"user_sw\[6\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "user_sw\[7\] " "No output dependent on input pin \"user_sw\[7\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1426668846704 "|I2COpenCore|user_sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1426668846704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1628 " "Implemented 1628 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1426668846705 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1426668846705 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1426668846705 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1522 " "Implemented 1522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1426668846705 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1426668846705 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1426668846705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1426668846766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 01:54:06 2015 " "Processing ended: Wed Mar 18 01:54:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1426668846766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1426668846766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1426668846766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426668846766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1426668848278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1426668848279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 01:54:07 2015 " "Processing started: Wed Mar 18 01:54:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1426668848279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1426668848279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2COpenCore -c I2COpenCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1426668848279 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1426668848560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2COpenCore EP4CGX30CF23C7 " "Selected device EP4CGX30CF23C7 for design \"I2COpenCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1426668848603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1426668848689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1426668848690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1426668848690 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1426668849159 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1426668849177 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23I7 " "Device EP4CGX50CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23I7 " "Device EP4CGX110CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1426668849774 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1426668849774 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 5359 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1426668849784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 5361 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1426668849784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 5363 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1426668849784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 5365 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1426668849784 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 5367 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1426668849784 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1426668849784 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1426668849786 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1426668849808 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1426668851915 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1426668851915 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1426668851915 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1426668851915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2COpenCore.sdc " "Synopsys Design Constraints File file not found: 'I2COpenCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1426668851985 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1426668851996 "|I2COpenCore|clk_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1426668852011 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1426668852011 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1426668852019 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1426668852019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1426668852019 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1426668852019 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1426668852019 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN L21 (CLKIO7, DIFFCLK_3p)) " "Automatically promoted node clk_50~input (placed in PIN L21 (CLKIO7, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1426668852252 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 5344 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1426668852252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1426668852252 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 1020 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1426668852252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1426668852252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 2709 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852252 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 1574 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852252 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1426668852252 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 2232 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1426668852252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:d2\|button_debounced  " "Automatically promoted node debouncer:d2\|button_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "write_upper_address_flag " "Destination node write_upper_address_flag" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 176 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "write_upper_address_flag" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_upper_address_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 35 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.ENABLE_CORE " "Destination node current_state.ENABLE_CORE" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.ENABLE_CORE" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.ENABLE_CORE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 47 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SEND_WRITE_STOP " "Destination node current_state.SEND_WRITE_STOP" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SEND_WRITE_STOP" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SEND_WRITE_STOP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 39 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SEND_WRITE_TO_DEVICE " "Destination node current_state.SEND_WRITE_TO_DEVICE" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SEND_WRITE_TO_DEVICE" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SEND_WRITE_TO_DEVICE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 42 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SET_DATA_TO_DEVICE " "Destination node current_state.SET_DATA_TO_DEVICE" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SET_DATA_TO_DEVICE" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SET_DATA_TO_DEVICE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 43 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WAIT_FOR_TIP_FROM_STEP_2 " "Destination node current_state.WAIT_FOR_TIP_FROM_STEP_2" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WAIT_FOR_TIP_FROM_STEP_2" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WAIT_FOR_TIP_FROM_STEP_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 44 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WAIT_TRANSFER_DONE " "Destination node current_state.WAIT_TRANSFER_DONE" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WAIT_TRANSFER_DONE" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WAIT_TRANSFER_DONE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 41 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WRITE_SLAVE_ADDRESS " "Destination node current_state.WRITE_SLAVE_ADDRESS" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WRITE_SLAVE_ADDRESS" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WRITE_SLAVE_ADDRESS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 46 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WRITE_START_AND_WRITE " "Destination node current_state.WRITE_START_AND_WRITE" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 18 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WRITE_START_AND_WRITE" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WRITE_START_AND_WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 45 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "last_transmission_flag " "Destination node last_transmission_flag" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 179 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "last_transmission_flag" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { last_transmission_flag } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 34 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1426668852255 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1426668852255 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1426668852255 ""}  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 10 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:d2|button_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 345 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1426668852255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1426668853194 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1426668853202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1426668853202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1426668853210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1426668853218 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1426668853225 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1426668853225 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1426668853235 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1426668854078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1426668854086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1426668854086 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1426668854196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1426668858831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1426668859590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1426668859611 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1426668861394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1426668861394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1426668862856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X23_Y34 X34_Y44 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y34 to location X34_Y44" {  } { { "loc" "" { Generic "C:/altera/I2CCore/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y34 to location X34_Y44"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y34 to location X34_Y44"} 23 34 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1426668867703 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1426668867703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1426668868563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1426668868568 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1426668868568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1426668868568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1426668868863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1426668869943 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1426668870057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1426668871063 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1426668872302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/I2CCore/output_files/I2COpenCore.fit.smsg " "Generated suppressed messages file C:/altera/I2CCore/output_files/I2COpenCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1426668873865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1426668875351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 01:54:35 2015 " "Processing ended: Wed Mar 18 01:54:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1426668875351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1426668875351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1426668875351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426668875351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1426668877041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1426668877042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 01:54:36 2015 " "Processing started: Wed Mar 18 01:54:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1426668877042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1426668877042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2COpenCore -c I2COpenCore " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1426668877042 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1426668882693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1426668882823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1426668885022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 01:54:45 2015 " "Processing ended: Wed Mar 18 01:54:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1426668885022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1426668885022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1426668885022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426668885022 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1426668885791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1426668886865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1426668886866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 18 01:54:46 2015 " "Processing started: Wed Mar 18 01:54:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1426668886866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1426668886866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2COpenCore -c I2COpenCore " "Command: quartus_sta I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1426668886867 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1426668887032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1426668887443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1426668887443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1426668887525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1426668887525 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1426668888328 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1426668888328 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1426668888328 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1426668888328 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2COpenCore.sdc " "Synopsys Design Constraints File file not found: 'I2COpenCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1426668888347 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1426668888358 "|I2COpenCore|clk_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1426668888726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1426668888727 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1426668888734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1426668888749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.090 " "Worst-case setup slack is 43.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.090         0.000 altera_reserved_tck  " "   43.090         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668888773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 altera_reserved_tck  " "    0.344         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668888781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.651 " "Worst-case recovery slack is 47.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.651         0.000 altera_reserved_tck  " "   47.651         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668888786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.043 " "Worst-case removal slack is 1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043         0.000 altera_reserved_tck  " "    1.043         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668888791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.704 " "Worst-case minimum pulse width slack is 49.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.704         0.000 altera_reserved_tck  " "   49.704         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668888796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668888796 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1426668888956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1426668889004 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1426668890214 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1426668890558 "|I2COpenCore|clk_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1426668890561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.690 " "Worst-case setup slack is 43.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.690         0.000 altera_reserved_tck  " "   43.690         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668890603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349         0.000 altera_reserved_tck  " "    0.349         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668890621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.840 " "Worst-case recovery slack is 47.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.840         0.000 altera_reserved_tck  " "   47.840         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668890630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.949 " "Worst-case removal slack is 0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949         0.000 altera_reserved_tck  " "    0.949         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668890638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.707 " "Worst-case minimum pulse width slack is 49.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.707         0.000 altera_reserved_tck  " "   49.707         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668890643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668890643 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1426668890820 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1426668891650 "|I2COpenCore|clk_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1426668891653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.859 " "Worst-case setup slack is 46.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.859         0.000 altera_reserved_tck  " "   46.859         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668891676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 altera_reserved_tck  " "    0.142         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668891693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.123 " "Worst-case recovery slack is 49.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.123         0.000 altera_reserved_tck  " "   49.123         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668891708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498         0.000 altera_reserved_tck  " "    0.498         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668891720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.415 " "Worst-case minimum pulse width slack is 49.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.415         0.000 altera_reserved_tck  " "   49.415         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1426668891729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1426668891729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1426668892520 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1426668892520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1426668892731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 18 01:54:52 2015 " "Processing ended: Wed Mar 18 01:54:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1426668892731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1426668892731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1426668892731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426668892731 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1426668893582 ""}
