# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Assignment2.ip_user_files/bd/design_1/ipshared/a2f0/reg_bank.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ipshared/a2f0/mips_bram_iface.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ip/design_1_MIPS_BRAM_IFACE_0_0/sim/design_1_MIPS_BRAM_IFACE_0_0.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ip/design_1_MIPS_BRAM_IFACE_1_0/sim/design_1_MIPS_BRAM_IFACE_1_0.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ipshared/f64d/project_hscod_mips_gpio_module.srcs/sources_1/new/gpio_module.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ip/design_1_gpio_module_0_0/sim/design_1_gpio_module_0_0.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ipshared/ebf8/addr_decoder.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ip/design_1_addr_decoder_0_0/sim/design_1_addr_decoder_0_0.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ip/design_1_gpio_module_1_0/sim/design_1_gpio_module_1_0.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/ip/design_1_addr_decoder_0_1/sim/design_1_addr_decoder_0_1.vhd" \
"../../../../Assignment2.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Assignment2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../Assignment2.srcs/sim_1/new/dual_mips_tb.vhd" \

# Do not sort compile order
nosort
