// Seed: 3626143205
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_5 = 0;
  supply1 id_4 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd30
) (
    output supply1 id_0,
    input wor id_1,
    output tri1 _id_2
);
  assign id_2 = id_1;
  logic [id_2 : id_2] id_4 = -1;
  wor id_5 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  assign id_0 = id_1;
  wire id_6;
endmodule
module module_2 #(
    parameter id_3 = 32'd60,
    parameter id_5 = 32'd52
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire _id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  logic [~  id_3 : id_5] id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_8
  );
  assign modCall_1.id_4 = 0;
  assign id_9[1'b0] = id_8 ? 1 : 1;
endmodule
