blk_mem_gen_dual_256x16.v,verilog,xil_defaultlib,../../../../DWT.srcs/sources_1/ip/blk_mem_gen_dual_256x16/sim/blk_mem_gen_dual_256x16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
