// Seed: 3538625706
module module_0;
  wire id_2;
endmodule
module module_0 (
    input uwire id_0,
    input tri   id_1
    , id_4,
    input tri0  id_2
);
  wire module_1;
  module_0 modCall_1 ();
  supply0 id_5 = id_2 == id_4;
  wire id_6;
endmodule
module module_2 ();
  if (1) wire id_1;
  else wire id_2;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri0 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output tri0 id_3
);
  wire  id_5;
  uwire id_6 = 1;
  module_0 modCall_1 ();
endmodule
