/*
 * clock.c
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software Foundation,
 * Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 */

#include <s5p4418-clk.h>

/*
 * [CORE CLK]
 * PLLXTI --> PLL0 | PLL1 | PLL2 | PLL3 --> MUX-FCLKCPU0 --> DIV-FCLKCPU0 --> DIV-HCLKCPU0
 * PLLXTI --> PLL0 | PLL1 | PLL2 | PLL3 --> MUX-BCLK --> DIV-BCLK --> DIV-PCLK
 * PLLXTI --> PLL0 | PLL1 | PLL2 | PLL3 --> MUX-MDCLK --> DIV-MDCLK --> DIV-MCLK --> DIV-MBCLK --> DIV-MPCLK
 * PLLXTI --> PLL0 | PLL1 | PLL2 | PLL3 --> MUX-GR3DBCLK --> DIV-GR3DBCLK --> DIV-GR3DPCLK
 * PLLXTI --> PLL0 | PLL1 | PLL2 | PLL3 --> MUX-MPEGBCLK --> DIV-MPEGBCLK --> DIV-MPEGPCLK
 *
 * [TIMER / PWM CLK]
 * DIV-PCLK --> DIV-TIMER-PRESCALER0
 * DIV-PCLK --> DIV-TIMER-PRESCALER1
 * DIV-PCLK --> DIV-PWM-PRESCALER0
 * DIV-PCLK --> DIV-PWM-PRESCALER1
 *
 * [UART CLK]
 * PLLXTI --> PLL0 | PLL1 | PLL2 --> MUX->UART0 --> DIV-UART0 --> GATE-UART0
 * PLLXTI --> PLL0 | PLL1 | PLL2 --> MUX->UART1 --> DIV-UART1 --> GATE-UART1
 * PLLXTI --> PLL0 | PLL1 | PLL2 --> MUX->UART2 --> DIV-UART2 --> GATE-UART2
 * PLLXTI --> PLL0 | PLL1 | PLL2 --> MUX->UART3 --> DIV-UART3 --> GATE-UART3
 * PLLXTI --> PLL0 | PLL1 | PLL2 --> MUX->UART4 --> DIV-UART4 --> GATE-UART4
 * PLLXTI --> PLL0 | PLL1 | PLL2 --> MUX->UART5 --> DIV-UART5 --> GATE-UART5
 *
 */

/*
 * CORE CLK
 */
static struct clk_fixed_t core_fixed_clks[] = {
	{
		.name = "PLLXTI",
		.rate = 24 * 1000 * 1000,
	}, {
		.name = "RTCXTI",
		.rate = 32768,
	}
};

static void core_pll_clk_set_rate(struct clk_pll_t * pclk, u64_t prate, u64_t rate)
{
	if(strcmp(pclk->name, "PLL0") == 0)
	{
	}
	else if(strcmp(pclk->name, "PLL1") == 0)
	{
	}
	else if(strcmp(pclk->name, "PLL2") == 0)
	{
	}
	else if(strcmp(pclk->name, "PLL3") == 0)
	{
	}
}

static u64_t core_pll_clk_get_rate(struct clk_pll_t * pclk, u64_t prate)
{
	u32_t r, p, m, s, k;
	u64_t fout = 0;

	if(strcmp(pclk->name, "PLL0") == 0)
	{
		/*
		 * FOUT = MDIV * FIN / (PDIV * 2^(SDIV))
		 */
		r = read32(phys_to_virt(S5P4418_SYS_PLLSETREG0));
		p = (r >> 18) & 0x3f;
		m = (r >> 8) & 0x3ff;
		s = (r >> 0) & 0xff;
		fout = m * (prate / (p * (1 << s)));
	}
	else if(strcmp(pclk->name, "PLL1") == 0)
	{
		/*
		 * FOUT = MDIV * FIN / (PDIV * 2^(SDIV))
		 */
		r = read32(phys_to_virt(S5P4418_SYS_PLLSETREG1));
		p = (r >> 18) & 0x3f;
		m = (r >> 8) & 0x3ff;
		s = (r >> 0) & 0xff;
		fout = m * (prate / (p * (1 << s)));
	}
	else if(strcmp(pclk->name, "PLL2") == 0)
	{
		/*
		 * FOUT = (MDIV + K / 65536) * FIN / (PDIV * 2^SDIV)
		 */
		r = read32(phys_to_virt(S5P4418_SYS_PLLSETREG2));
		p = (r >> 18) & 0x3f;
		m = (r >> 8) & 0x3ff;
		s = (r >> 0) & 0xff;
		r = read32(phys_to_virt(S5P4418_SYS_PLLSETREG2_SSCG));
		k = (r >> 16) & 0xffff;
		fout = (m + k / 65536) * (prate / (p * (1 << s)));
	}
	else if(strcmp(pclk->name, "PLL3") == 0)
	{
		/*
		 * FOUT = (MDIV + K / 65535) * FIN / (PDIV * 2^SDIV)
		 */
		r = read32(phys_to_virt(S5P4418_SYS_PLLSETREG3));
		p = (r >> 18) & 0x3f;
		m = (r >> 8) & 0x3ff;
		s = (r >> 0) & 0xff;
		r = read32(phys_to_virt(S5P4418_SYS_PLLSETREG3_SSCG));
		k = (r >> 16) & 0xffff;
		fout = (m + k / 65536) * (prate / (p * (1 << s)));
	}

	return fout;
}

static struct clk_pll_t core_pll_clks[] = {
	{
		.name = "PLL0",
		.parent = "PLLXTI",
		.set_rate = core_pll_clk_set_rate,
		.get_rate = core_pll_clk_get_rate,
	}, {
		.name = "PLL1",
		.parent = "PLLXTI",
		.set_rate = core_pll_clk_set_rate,
		.get_rate = core_pll_clk_get_rate,
	}, {
		.name = "PLL2",
		.parent = "PLLXTI",
		.set_rate = core_pll_clk_set_rate,
		.get_rate = core_pll_clk_get_rate,
	}, {
		.name = "PLL3",
		.parent = "PLLXTI",
		.set_rate = core_pll_clk_set_rate,
		.get_rate = core_pll_clk_get_rate,
	},
};

static struct clk_mux_table_t pll_mux_tables[] = {
	{ .name = "PLL0",	.val = 0 },
	{ .name = "PLL1",	.val = 1 },
	{ .name = "PLL2",	.val = 2 },
	{ .name = "PLL3",	.val = 3 },
	{ 0, 0 },
};

static struct clk_mux_t core_mux_clks[] = {
	{
		.name = "MUX-FCLKCPU0",
		.parent = pll_mux_tables,
		.reg = S5P4418_SYS_CLKDIVREG0,
		.shift = 0,
		.width = 3,
	}, {
		.name = "MUX-BCLK",
		.parent = pll_mux_tables,
		.reg = S5P4418_SYS_CLKDIVREG1,
		.shift = 0,
		.width = 3,
	}, {
		.name = "MUX-MDCLK",
		.parent = pll_mux_tables,
		.reg = S5P4418_SYS_CLKDIVREG2,
		.shift = 0,
		.width = 3,
	}, {
		.name = "MUX-GR3DBCLK",
		.parent = pll_mux_tables,
		.reg = S5P4418_SYS_CLKDIVREG3,
		.shift = 0,
		.width = 3,
	}, {
		.name = "MUX-MPEGBCLK",
		.parent = pll_mux_tables,
		.reg = S5P4418_SYS_CLKDIVREG4,
		.shift = 0,
		.width = 3,
	}
};

static struct clk_divider_t core_div_clks[] = {
	{
		.name = "DIV-FCLKCPU0",
		.parent = "MUX-FCLKCPU0",
		.reg = S5P4418_SYS_CLKDIVREG0,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 3,
		.width = 6,
	}, {
		.name = "DIV-HCLKCPU0",
		.parent = "DIV-FCLKCPU0",
		.reg = S5P4418_SYS_CLKDIVREG0,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 9,
		.width = 6,
	}, {
		.name = "DIV-BCLK",
		.parent = "MUX-BCLK",
		.reg = S5P4418_SYS_CLKDIVREG1,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 3,
		.width = 6,
	}, {
		.name = "DIV-PCLK",
		.parent = "DIV-BCLK",
		.reg = S5P4418_SYS_CLKDIVREG1,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 9,
		.width = 6,
	}, {
		.name = "DIV-MDCLK",
		.parent = "MUX-MDCLK",
		.reg = S5P4418_SYS_CLKDIVREG2,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 3,
		.width = 6,
	}, {
		.name = "DIV-MCLK",
		.parent = "DIV-MDCLK",
		.reg = S5P4418_SYS_CLKDIVREG2,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 9,
		.width = 6,
	}, {
		.name = "DIV-MBCLK",
		.parent = "DIV-MCLK",
		.reg = S5P4418_SYS_CLKDIVREG2,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 15,
		.width = 6,
	}, {
		.name = "DIV-MPCLK",
		.parent = "DIV-MBCLK",
		.reg = S5P4418_SYS_CLKDIVREG2,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 21,
		.width = 6,
	}, {
		.name = "DIV-GR3DBCLK",
		.parent = "MUX-GR3DBCLK",
		.reg = S5P4418_SYS_CLKDIVREG3,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 3,
		.width = 6,
	}, {
		.name = "DIV-GR3DPCLK",
		.parent = "DIV-GR3DBCLK",
		.reg = S5P4418_SYS_CLKDIVREG3,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 9,
		.width = 6,
	}, {
		.name = "DIV-MPEGBCLK",
		.parent = "MUX-MPEGBCLK",
		.reg = S5P4418_SYS_CLKDIVREG4,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 3,
		.width = 6,
	}, {
		.name = "DIV-MPEGPCLK",
		.parent = "DIV-MPEGBCLK",
		.reg = S5P4418_SYS_CLKDIVREG4,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 9,
		.width = 6,
	}, {
		.name = "DIV-TIMER-PRESCALER0",
		.parent = "DIV-PCLK",
		.reg = S5P4418_TIMER_TCFG0,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 0,
		.width = 8,
	}, {
		.name = "DIV-TIMER-PRESCALER1",
		.parent = "DIV-PCLK",
		.reg = S5P4418_TIMER_TCFG0,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 8,
		.width = 8,
	}, {
		.name = "DIV-PWM-PRESCALER0",
		.parent = "DIV-PCLK",
		.reg = S5P4418_PWM_TCFG0,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 0,
		.width = 8,
	}, {
		.name = "DIV-PWM-PRESCALER1",
		.parent = "DIV-PCLK",
		.reg = S5P4418_PWM_TCFG0,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 8,
		.width = 8,
	},
};

static struct clk_gate_t core_gate_clks[] = {

};

static void clk_register_core(void)
{
	int i;

	for(i = 0; i < ARRAY_SIZE(core_fixed_clks); i++)
		clk_fixed_register(&core_fixed_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_pll_clks); i++)
		clk_pll_register(&core_pll_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_mux_clks); i++)
		clk_mux_register(&core_mux_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_div_clks); i++)
		clk_divider_register(&core_div_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_gate_clks); i++)
		clk_gate_register(&core_gate_clks[i]);
}

static void clk_unregister_core(void)
{
	int i;

	for(i = 0; i < ARRAY_SIZE(core_fixed_clks); i++)
		clk_fixed_unregister(&core_fixed_clks[i]);
	for(i = 0; i< ARRAY_SIZE(core_pll_clks); i++)
		clk_pll_unregister(&core_pll_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_mux_clks); i++)
		clk_mux_unregister(&core_mux_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_div_clks); i++)
		clk_divider_unregister(&core_div_clks[i]);
	for(i = 0; i < ARRAY_SIZE(core_gate_clks); i++)
		clk_gate_unregister(&core_gate_clks[i]);
}

/*
 * UART CLK
 */
static struct clk_mux_table_t uart_mux_tables[] = {
	{ .name = "PLL0",	.val = 0 },
	{ .name = "PLL1",	.val = 1 },
	{ .name = "PLL2",	.val = 2 },
	{ 0, 0 },
};

static struct clk_mux_t uart_mux_clks[] = {
	{
		.name = "MUX-UART0",
		.parent = uart_mux_tables,
		.reg = S5P4418_CLK_UART0CLKGEN0L,
		.shift = 2,
		.width = 3,
	}, {
		.name = "MUX-UART1",
		.parent = uart_mux_tables,
		.reg = S5P4418_CLK_UART1CLKGEN0L,
		.shift = 2,
		.width = 3,
	}, {
		.name = "MUX-UART2",
		.parent = uart_mux_tables,
		.reg = S5P4418_CLK_UART2CLKGEN0L,
		.shift = 2,
		.width = 3,
	}, {
		.name = "MUX-UART3",
		.parent = uart_mux_tables,
		.reg = S5P4418_CLK_UART3CLKGEN0L,
		.shift = 2,
		.width = 3,
	}, {
		.name = "MUX-UART4",
		.parent = uart_mux_tables,
		.reg = S5P4418_CLK_UART4CLKGEN0L,
		.shift = 2,
		.width = 3,
	}, {
		.name = "MUX-UART5",
		.parent = uart_mux_tables,
		.reg = S5P4418_CLK_UART5CLKGEN0L,
		.shift = 2,
		.width = 3,
	}
};

static struct clk_divider_t uart_div_clks[] = {
	{
		.name = "DIV-UART0",
		.parent = "MUX-UART0",
		.reg = S5P4418_CLK_UART0CLKGEN0L,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 5,
		.width = 8,
	}, {
		.name = "DIV-UART1",
		.parent = "MUX-UART1",
		.reg = S5P4418_CLK_UART1CLKGEN0L,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 5,
		.width = 8,
	}, {
		.name = "DIV-UART2",
		.parent = "MUX-UART2",
		.reg = S5P4418_CLK_UART2CLKGEN0L,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 5,
		.width = 8,
	}, {
		.name = "DIV-UART3",
		.parent = "MUX-UART3",
		.reg = S5P4418_CLK_UART3CLKGEN0L,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 5,
		.width = 8,
	}, {
		.name = "DIV-UART4",
		.parent = "MUX-UART4",
		.reg = S5P4418_CLK_UART4CLKGEN0L,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 5,
		.width = 8,
	}, {
		.name = "DIV-UART5",
		.parent = "MUX-UART5",
		.reg = S5P4418_CLK_UART5CLKGEN0L,
		.type = CLK_DIVIDER_ONE_BASED,
		.shift = 5,
		.width = 8,
	}
};

static struct clk_gate_t uart_gate_clks[] = {
	{
		.name = "GATE-UART0",
		.parent = "DIV-UART0",
		.reg = S5P4418_CLK_UART0CLKENB,
		.shift = 1,
		.invert = 0,
	}, {
		.name = "GATE-UART1",
		.parent = "DIV-UART1",
		.reg = S5P4418_CLK_UART1CLKENB,
		.shift = 1,
		.invert = 0,
	}, {
		.name = "GATE-UART2",
		.parent = "DIV-UART2",
		.reg = S5P4418_CLK_UART2CLKENB,
		.shift = 1,
		.invert = 0,
	}, {
		.name = "GATE-UART3",
		.parent = "DIV-UART3",
		.reg = S5P4418_CLK_UART3CLKENB,
		.shift = 1,
		.invert = 0,
	}, {
		.name = "GATE-UART4",
		.parent = "DIV-UART4",
		.reg = S5P4418_CLK_UART4CLKENB,
		.shift = 1,
		.invert = 0,
	}, {
		.name = "GATE-UART5",
		.parent = "DIV-UART5",
		.reg = S5P4418_CLK_UART5CLKENB,
		.shift = 1,
		.invert = 0,
	}
};

static void clk_register_uart(void)
{
	int i;

	for(i = 0; i < ARRAY_SIZE(uart_mux_clks); i++)
		clk_mux_register(&uart_mux_clks[i]);
	for(i = 0; i < ARRAY_SIZE(uart_div_clks); i++)
		clk_divider_register(&uart_div_clks[i]);
	for(i = 0; i < ARRAY_SIZE(uart_gate_clks); i++)
		clk_gate_register(&uart_gate_clks[i]);
}

static void clk_unregister_uart(void)
{
	int i;

	for(i = 0; i < ARRAY_SIZE(uart_mux_clks); i++)
		clk_mux_unregister(&uart_mux_clks[i]);
	for(i = 0; i < ARRAY_SIZE(uart_div_clks); i++)
		clk_divider_unregister(&uart_div_clks[i]);
	for(i = 0; i < ARRAY_SIZE(uart_gate_clks); i++)
		clk_gate_unregister(&uart_gate_clks[i]);
}

static const char * default_off_clks[] = {
};

static const char * default_on_clks[] = {
};

void s5p4418_clk_init(void)
{
	int i;

	clk_register_core();
	clk_register_uart();

	clk_set_rate("DIV-TIMER-PRESCALER0", 100 * 1000 * 1000);    //100MHZ
	clk_set_rate("DIV-TIMER-PRESCALER1", 100 * 1000 * 1000);
	clk_set_rate("DIV-PWM-PRESCALER0", 100 * 1000 * 1000);
	clk_set_rate("DIV-PWM-PRESCALER1", 100 * 1000 * 1000);
	clk_set_rate("DIV-UART0", 100 * 1000 * 1000);    // 100MHZ
	clk_set_rate("DIV-UART1", 100 * 1000 * 1000);
	clk_set_rate("DIV-UART2", 100 * 1000 * 1000);
	clk_set_rate("DIV-UART3", 100 * 1000 * 1000);

	for(i = 0; i < ARRAY_SIZE(default_off_clks); i++)
		clk_disable(default_off_clks[i]);
	for(i = 0; i < ARRAY_SIZE(default_on_clks); i++)
		clk_enable(default_on_clks[i]);
}

void s5p4418_clk_exit(void)
{
	clk_unregister_core();
	clk_unregister_uart();
}
