Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_CLA_Adder_behav xil_defaultlib.tb_CLA_Adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'A' [/home/yagiz/Documents/PROJELER/CLA_Adder/CLA_Adder.srcs/sources_1/new/CSA.v:33]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'A' [/home/yagiz/Documents/PROJELER/CLA_Adder/CLA_Adder.srcs/sources_1/new/CSA.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CLA_Adder
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CSA
Compiling module xil_defaultlib.tb_CLA_Adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_CLA_Adder_behav
