m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/simulation/modelsim
T_opt
!s110 1650361801
VOj<8Tf?;2nm?fXUEokmCY0
Z1 04 20 4 work tb_VGA_digital_alarm fast 0
=1-002b67689534-625e85c9-154-2f20
Z2 o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;2019.2;69
R0
T_opt1
!s110 1650368006
VkFC_bl?FKJYbo19dSEZ1Y3
R1
=1-002b67689534-625e9e05-395-398c
R2
R3
n@_opt1
R4
vCHAR_DATA
Z5 !s110 1650368003
!i10b 1
!s100 ;^9;A[I3JlV=X0M?oBNBF1
!s11b <XTAlNY_<9KflRh:gPN9G0
Iic76iN3NSTBcHf1R[NEih2
Z6 VDg1SIo80bB@j0V0VzS_@n1
R0
w1650366405
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/CHAR_DATA.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/CHAR_DATA.v
L0 2
Z7 OL;L;2019.2;69
r1
!s85 0
31
Z8 !s108 1650368003.000000
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/CHAR_DATA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/CHAR_DATA.v|
!i113 0
Z9 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -vlog01compat -work work +incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
n@c@h@a@r_@d@a@t@a
vclk_data_gen
R5
!i10b 1
!s100 SU`AOf:FVKfI9oj]hB5I;3
!s11b dbF3[oUX9O`IFnYm7gLSK3
IMPizJKj1Vm_E`aNmHc88]3
R6
R0
w1650357343
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v
L0 7
R7
r1
!s85 0
31
R8
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/clk_data_gen.v|
!i113 0
R9
R10
R3
vclk_gen
R5
!i10b 1
!s100 W8Ddc_KAgzl^3gFXG2PED3
!s11b 2K9G5:Yolj[LlN@a^2HmO1
IFAX5]HeezEdI6hm6j1EP81
R6
R0
w1650359252
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v
L0 40
R7
r1
!s85 0
31
R8
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen/clk_gen.v|
!i113 0
R9
!s92 -vlog01compat -work work +incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/ip_core/clk_gen -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vclk_gen_altpll
R5
!i10b 1
!s100 ;L0VEzBUaE]BK1b`aV9C52
!s11b lCg;5^;I4fG?i[:InaXa33
IWkK@6i7BM4^JVzKO_0?Se0
R6
R0
w1650359263
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/clk_gen_altpll.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/clk_gen_altpll.v
L0 31
R7
r1
!s85 0
31
R8
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db/clk_gen_altpll.v|
!i113 0
R9
!s92 -vlog01compat -work work +incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vdata_trans
Z11 !s110 1650368002
!i10b 1
!s100 <f=j0J=bSRIJod@EiIm5e1
!s11b 8fn^8_kFG`PnZR]]C:RfT0
Ioi<_][0VIzZP8jHE>_c[`3
R6
R0
w1650355882
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/data_trans.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/data_trans.v
L0 5
R7
r1
!s85 0
31
Z12 !s108 1650368002.000000
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/data_trans.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/data_trans.v|
!i113 0
R9
R10
R3
vkey_filter
R11
!i10b 1
!s100 oeEzi9:9m_eoQFDjQcNjE1
!s11b VMjKhn290^5LA;>4P75kQ0
IWWW1CV=nQUbG7@_JUS[423
R6
R0
w1650276846
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/key_filter.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/key_filter.v
L0 5
R7
r1
!s85 0
31
R12
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/key_filter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/key_filter.v|
!i113 0
R9
R10
R3
vPIX_DATA
R5
!i10b 1
!s100 GACNPCHIQYGdG^b=28aID3
!s11b mhmAZ@l>7^g>iTLTPFlVU0
Id?OKoAFZSYAlj9=XHZ6CL0
R6
R0
w1650367975
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/PIX_DATA.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/PIX_DATA.v
L0 1
R7
r1
!s85 0
31
R8
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/PIX_DATA.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/PIX_DATA.v|
!i113 0
R9
R10
R3
n@p@i@x_@d@a@t@a
vtb_VGA_digital_alarm
R5
!i10b 1
!s100 OBz?eo8O`C6B:oG]XIXc50
!s11b `]hS6K44Sgfoh0=AJ39JZ3
IT=O8aTz8T1Uj:1bKDHY<P2
R6
R0
w1650358172
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/../sim/tb_VGA_digital_alarm.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/../sim/tb_VGA_digital_alarm.v
L0 2
R7
r1
!s85 0
31
R8
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/../sim/tb_VGA_digital_alarm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/../sim|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/../sim/tb_VGA_digital_alarm.v|
!i113 0
R9
!s92 -vlog01compat -work work +incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/quartusprj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
ntb_@v@g@a_digital_alarm
vtime_set
R11
!i10b 1
!s100 OEP>m^TX?EL_Q]O^ncDo>2
!s11b C```;JVTI>dGgali>mdLk2
I9e>5lB[4JdK__SAmfFH9a0
R6
R0
w1650278670
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v
L0 9
R7
r1
!s85 0
31
R12
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/time_set.v|
!i113 0
R9
R10
R3
vVGA_CTRL
R11
!i10b 1
!s100 k2bhhALUGNF@B^3L]HKMX2
!s11b [3E[Zi=^^SBi]f8X7E]Qo1
IFYjV=HZ=NURUIZle0iY3=2
R6
R0
w1650341423
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_CTRL.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_CTRL.v
L0 1
R7
r1
!s85 0
31
R12
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_CTRL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_CTRL.v|
!i113 0
R9
R10
R3
n@v@g@a_@c@t@r@l
vVGA_digital_alarm
R11
!i10b 1
!s100 eBockTUQ=f3X?a_1mK6g;0
!s11b <FDdON<QYJWTW0EMmN<[B0
Ick75OSE>47b8kn[GHPJZ01
R6
R0
w1650362557
8G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v
FG:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v
L0 1
R7
r1
!s85 0
31
R12
!s107 G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl|G:/FPGA_learning/DigitalAlarm/VGA_digital_alarm/rtl/VGA_digital_alarm.v|
!i113 0
R9
R10
R3
n@v@g@a_digital_alarm
