Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue May 20 14:16:05 2025
| Host         : Nicolas-ainski running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file E:/github/cpu31/report.tx
| Design       : sccomp_dataflow
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

reset

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1612 ports with no output delay specified. (HIGH)

Btype
CS
DMEMdata[0]
DMEMdata[10]
DMEMdata[11]
DMEMdata[12]
DMEMdata[13]
DMEMdata[14]
DMEMdata[15]
DMEMdata[16]
DMEMdata[17]
DMEMdata[18]
DMEMdata[19]
DMEMdata[1]
DMEMdata[20]
DMEMdata[21]
DMEMdata[22]
DMEMdata[23]
DMEMdata[24]
DMEMdata[25]
DMEMdata[26]
DMEMdata[27]
DMEMdata[28]
DMEMdata[29]
DMEMdata[2]
DMEMdata[30]
DMEMdata[31]
DMEMdata[3]
DMEMdata[4]
DMEMdata[5]
DMEMdata[6]
DMEMdata[7]
DMEMdata[8]
DMEMdata[9]
DM_R
DM_W
M1[0]
M1[1]
M2[0]
M2[1]
M3[0]
M3[1]
M4
M5[0]
M5[1]
M6
NPCout[0]
NPCout[10]
NPCout[11]
NPCout[12]
NPCout[13]
NPCout[14]
NPCout[15]
NPCout[16]
NPCout[17]
NPCout[18]
NPCout[19]
NPCout[1]
NPCout[20]
NPCout[21]
NPCout[22]
NPCout[23]
NPCout[24]
NPCout[25]
NPCout[26]
NPCout[27]
NPCout[28]
NPCout[29]
NPCout[2]
NPCout[30]
NPCout[31]
NPCout[3]
NPCout[4]
NPCout[5]
NPCout[6]
NPCout[7]
NPCout[8]
NPCout[9]
RF_W
Ze
a[0]
a[10]
a[11]
a[12]
a[13]
a[14]
a[15]
a[16]
a[17]
a[18]
a[19]
a[1]
a[20]
a[21]
a[22]
a[23]
a[24]
a[25]
a[26]
a[27]
a[28]
a[29]
a[2]
a[30]
a[31]
a[3]
a[4]
a[5]
a[6]
a[7]
a[8]
a[9]
aluc[0]
aluc[1]
aluc[2]
aluc[3]
b[0]
b[10]
b[11]
b[12]
b[13]
b[14]
b[15]
b[16]
b[17]
b[18]
b[19]
b[1]
b[20]
b[21]
b[22]
b[23]
b[24]
b[25]
b[26]
b[27]
b[28]
b[29]
b[2]
b[30]
b[31]
b[3]
b[4]
b[5]
b[6]
b[7]
b[8]
b[9]
carry
func[0]
func[1]
func[2]
func[3]
func[4]
func[5]
imdtT[0]
imdtT[10]
imdtT[11]
imdtT[12]
imdtT[13]
imdtT[14]
imdtT[15]
imdtT[1]
imdtT[2]
imdtT[3]
imdtT[4]
imdtT[5]
imdtT[6]
imdtT[7]
imdtT[8]
imdtT[9]
imdt[0]
imdt[10]
imdt[11]
imdt[12]
imdt[13]
imdt[14]
imdt[15]
imdt[16]
imdt[17]
imdt[18]
imdt[19]
imdt[1]
imdt[20]
imdt[21]
imdt[22]
imdt[23]
imdt[24]
imdt[25]
imdt[26]
imdt[27]
imdt[28]
imdt[29]
imdt[2]
imdt[30]
imdt[31]
imdt[3]
imdt[4]
imdt[5]
imdt[6]
imdt[7]
imdt[8]
imdt[9]
index[0]
index[10]
index[11]
index[12]
index[13]
index[14]
index[15]
index[16]
index[17]
index[18]
index[19]
index[1]
index[20]
index[21]
index[22]
index[23]
index[24]
index[25]
index[2]
index[3]
index[4]
index[5]
index[6]
index[7]
index[8]
index[9]
inst[0]
inst[10]
inst[11]
inst[12]
inst[13]
inst[14]
inst[15]
inst[16]
inst[17]
inst[18]
inst[19]
inst[1]
inst[20]
inst[21]
inst[22]
inst[23]
inst[24]
inst[25]
inst[26]
inst[27]
inst[28]
inst[29]
inst[2]
inst[31]
inst[3]
inst[4]
inst[5]
inst[6]
inst[7]
inst[8]
inst[9]
jextend[10]
jextend[11]
jextend[12]
jextend[13]
jextend[14]
jextend[15]
jextend[16]
jextend[17]
jextend[18]
jextend[19]
jextend[20]
jextend[21]
jextend[23]
jextend[24]
jextend[25]
jextend[26]
jextend[27]
jextend[28]
jextend[29]
jextend[2]
jextend[30]
jextend[31]
jextend[3]
jextend[4]
jextend[5]
jextend[6]
jextend[7]
jextend[8]
jextend[9]
jpc[0]
jpc[1]
jpc[2]
jpc[3]
mux1out[0]
mux1out[10]
mux1out[11]
mux1out[12]
mux1out[13]
mux1out[14]
mux1out[15]
mux1out[16]
mux1out[17]
mux1out[18]
mux1out[19]
mux1out[1]
mux1out[20]
mux1out[21]
mux1out[22]
mux1out[23]
mux1out[24]
mux1out[25]
mux1out[26]
mux1out[27]
mux1out[28]
mux1out[29]
mux1out[2]
mux1out[30]
mux1out[31]
mux1out[3]
mux1out[4]
mux1out[5]
mux1out[6]
mux1out[7]
mux1out[8]
mux1out[9]
mux3out[0]
mux3out[1]
mux3out[2]
mux3out[3]
mux3out[4]
negative
npc[0]
npc[10]
npc[11]
npc[12]
npc[13]
npc[14]
npc[15]
npc[16]
npc[17]
npc[18]
npc[19]
npc[1]
npc[20]
npc[21]
npc[22]
npc[23]
npc[24]
npc[25]
npc[26]
npc[27]
npc[28]
npc[29]
npc[2]
npc[30]
npc[31]
npc[3]
npc[4]
npc[5]
npc[6]
npc[7]
npc[8]
npc[9]
op[0]
op[1]
op[2]
op[3]
op[5]
overflow
pc[0]
pc[10]
pc[11]
pc[12]
pc[13]
pc[14]
pc[15]
pc[16]
pc[17]
pc[18]
pc[19]
pc[1]
pc[20]
pc[21]
pc[22]
pc[23]
pc[24]
pc[25]
pc[26]
pc[27]
pc[28]
pc[29]
pc[2]
pc[30]
pc[31]
pc[3]
pc[4]
pc[5]
pc[6]
pc[7]
pc[8]
pc[9]
r[0]
r[10]
r[11]
r[12]
r[13]
r[14]
r[15]
r[16]
r[17]
r[18]
r[19]
r[1]
r[20]
r[21]
r[22]
r[23]
r[24]
r[25]
r[26]
r[27]
r[28]
r[29]
r[2]
r[30]
r[31]
r[3]
r[4]
r[5]
r[6]
r[7]
r[8]
r[9]
rd[0]
rd[10]
rd[11]
rd[12]
rd[13]
rd[14]
rd[15]
rd[16]
rd[17]
rd[18]
rd[19]
rd[1]
rd[20]
rd[21]
rd[22]
rd[23]
rd[24]
rd[25]
rd[26]
rd[27]
rd[28]
rd[29]
rd[2]
rd[30]
rd[31]
rd[3]
rd[4]
rd[5]
rd[6]
rd[7]
rd[8]
rd[9]
rdc[0]
rdc[1]
rdc[2]
rdc[3]
rdc[4]
rdd[0]
rdd[10]
rdd[11]
rdd[12]
rdd[13]
rdd[14]
rdd[15]
rdd[16]
rdd[17]
rdd[18]
rdd[19]
rdd[1]
rdd[20]
rdd[21]
rdd[22]
rdd[23]
rdd[24]
rdd[25]
rdd[26]
rdd[27]
rdd[28]
rdd[29]
rdd[2]
rdd[30]
rdd[31]
rdd[3]
rdd[4]
rdd[5]
rdd[6]
rdd[7]
rdd[8]
rdd[9]
regfile0[0]
regfile0[10]
regfile0[11]
regfile0[12]
regfile0[13]
regfile0[14]
regfile0[15]
regfile0[16]
regfile0[17]
regfile0[18]
regfile0[19]
regfile0[1]
regfile0[20]
regfile0[21]
regfile0[22]
regfile0[23]
regfile0[24]
regfile0[25]
regfile0[26]
regfile0[27]
regfile0[28]
regfile0[29]
regfile0[2]
regfile0[30]
regfile0[31]
regfile0[3]
regfile0[4]
regfile0[5]
regfile0[6]
regfile0[7]
regfile0[8]
regfile0[9]
regfile10[0]
regfile10[10]
regfile10[11]
regfile10[12]
regfile10[13]
regfile10[14]
regfile10[15]
regfile10[16]
regfile10[17]
regfile10[18]
regfile10[19]
regfile10[1]
regfile10[20]
regfile10[21]
regfile10[22]
regfile10[23]
regfile10[24]
regfile10[25]
regfile10[26]
regfile10[27]
regfile10[28]
regfile10[29]
regfile10[2]
regfile10[30]
regfile10[31]
regfile10[3]
regfile10[4]
regfile10[5]
regfile10[6]
regfile10[7]
regfile10[8]
regfile10[9]
regfile11[0]
regfile11[10]
regfile11[11]
regfile11[12]
regfile11[13]
regfile11[14]
regfile11[15]
regfile11[16]
regfile11[17]
regfile11[18]
regfile11[19]
regfile11[1]
regfile11[20]
regfile11[21]
regfile11[22]
regfile11[23]
regfile11[24]
regfile11[25]
regfile11[26]
regfile11[27]
regfile11[28]
regfile11[29]
regfile11[2]
regfile11[30]
regfile11[31]
regfile11[3]
regfile11[4]
regfile11[5]
regfile11[6]
regfile11[7]
regfile11[8]
regfile11[9]
regfile12[0]
regfile12[10]
regfile12[11]
regfile12[12]
regfile12[13]
regfile12[14]
regfile12[15]
regfile12[16]
regfile12[17]
regfile12[18]
regfile12[19]
regfile12[1]
regfile12[20]
regfile12[21]
regfile12[22]
regfile12[23]
regfile12[24]
regfile12[25]
regfile12[26]
regfile12[27]
regfile12[28]
regfile12[29]
regfile12[2]
regfile12[30]
regfile12[31]
regfile12[3]
regfile12[4]
regfile12[5]
regfile12[6]
regfile12[7]
regfile12[8]
regfile12[9]
regfile13[0]
regfile13[10]
regfile13[11]
regfile13[12]
regfile13[13]
regfile13[14]
regfile13[15]
regfile13[16]
regfile13[17]
regfile13[18]
regfile13[19]
regfile13[1]
regfile13[20]
regfile13[21]
regfile13[22]
regfile13[23]
regfile13[24]
regfile13[25]
regfile13[26]
regfile13[27]
regfile13[28]
regfile13[29]
regfile13[2]
regfile13[30]
regfile13[31]
regfile13[3]
regfile13[4]
regfile13[5]
regfile13[6]
regfile13[7]
regfile13[8]
regfile13[9]
regfile14[0]
regfile14[10]
regfile14[11]
regfile14[12]
regfile14[13]
regfile14[14]
regfile14[15]
regfile14[16]
regfile14[17]
regfile14[18]
regfile14[19]
regfile14[1]
regfile14[20]
regfile14[21]
regfile14[22]
regfile14[23]
regfile14[24]
regfile14[25]
regfile14[26]
regfile14[27]
regfile14[28]
regfile14[29]
regfile14[2]
regfile14[30]
regfile14[31]
regfile14[3]
regfile14[4]
regfile14[5]
regfile14[6]
regfile14[7]
regfile14[8]
regfile14[9]
regfile15[0]
regfile15[10]
regfile15[11]
regfile15[12]
regfile15[13]
regfile15[14]
regfile15[15]
regfile15[16]
regfile15[17]
regfile15[18]
regfile15[19]
regfile15[1]
regfile15[20]
regfile15[21]
regfile15[22]
regfile15[23]
regfile15[24]
regfile15[25]
regfile15[26]
regfile15[27]
regfile15[28]
regfile15[29]
regfile15[2]
regfile15[30]
regfile15[31]
regfile15[3]
regfile15[4]
regfile15[5]
regfile15[6]
regfile15[7]
regfile15[8]
regfile15[9]
regfile16[0]
regfile16[10]
regfile16[11]
regfile16[12]
regfile16[13]
regfile16[14]
regfile16[15]
regfile16[16]
regfile16[17]
regfile16[18]
regfile16[19]
regfile16[1]
regfile16[20]
regfile16[21]
regfile16[22]
regfile16[23]
regfile16[24]
regfile16[25]
regfile16[26]
regfile16[27]
regfile16[28]
regfile16[29]
regfile16[2]
regfile16[30]
regfile16[31]
regfile16[3]
regfile16[4]
regfile16[5]
regfile16[6]
regfile16[7]
regfile16[8]
regfile16[9]
regfile17[0]
regfile17[10]
regfile17[11]
regfile17[12]
regfile17[13]
regfile17[14]
regfile17[15]
regfile17[16]
regfile17[17]
regfile17[18]
regfile17[19]
regfile17[1]
regfile17[20]
regfile17[21]
regfile17[22]
regfile17[23]
regfile17[24]
regfile17[25]
regfile17[26]
regfile17[27]
regfile17[28]
regfile17[29]
regfile17[2]
regfile17[30]
regfile17[31]
regfile17[3]
regfile17[4]
regfile17[5]
regfile17[6]
regfile17[7]
regfile17[8]
regfile17[9]
regfile18[0]
regfile18[10]
regfile18[11]
regfile18[12]
regfile18[13]
regfile18[14]
regfile18[15]
regfile18[16]
regfile18[17]
regfile18[18]
regfile18[19]
regfile18[1]
regfile18[20]
regfile18[21]
regfile18[22]
regfile18[23]
regfile18[24]
regfile18[25]
regfile18[26]
regfile18[27]
regfile18[28]
regfile18[29]
regfile18[2]
regfile18[30]
regfile18[31]
regfile18[3]
regfile18[4]
regfile18[5]
regfile18[6]
regfile18[7]
regfile18[8]
regfile18[9]
regfile19[0]
regfile19[10]
regfile19[11]
regfile19[12]
regfile19[13]
regfile19[14]
regfile19[15]
regfile19[16]
regfile19[17]
regfile19[18]
regfile19[19]
regfile19[1]
regfile19[20]
regfile19[21]
regfile19[22]
regfile19[23]
regfile19[24]
regfile19[25]
regfile19[26]
regfile19[27]
regfile19[28]
regfile19[29]
regfile19[2]
regfile19[30]
regfile19[31]
regfile19[3]
regfile19[4]
regfile19[5]
regfile19[6]
regfile19[7]
regfile19[8]
regfile19[9]
regfile1[0]
regfile1[10]
regfile1[11]
regfile1[12]
regfile1[13]
regfile1[14]
regfile1[15]
regfile1[16]
regfile1[17]
regfile1[18]
regfile1[19]
regfile1[1]
regfile1[20]
regfile1[21]
regfile1[22]
regfile1[23]
regfile1[24]
regfile1[25]
regfile1[26]
regfile1[27]
regfile1[28]
regfile1[29]
regfile1[2]
regfile1[30]
regfile1[31]
regfile1[3]
regfile1[4]
regfile1[5]
regfile1[6]
regfile1[7]
regfile1[8]
regfile1[9]
regfile20[0]
regfile20[10]
regfile20[11]
regfile20[12]
regfile20[13]
regfile20[14]
regfile20[15]
regfile20[16]
regfile20[17]
regfile20[18]
regfile20[19]
regfile20[1]
regfile20[20]
regfile20[21]
regfile20[22]
regfile20[23]
regfile20[24]
regfile20[25]
regfile20[26]
regfile20[27]
regfile20[28]
regfile20[29]
regfile20[2]
regfile20[30]
regfile20[31]
regfile20[3]
regfile20[4]
regfile20[5]
regfile20[6]
regfile20[7]
regfile20[8]
regfile20[9]
regfile21[0]
regfile21[10]
regfile21[11]
regfile21[12]
regfile21[13]
regfile21[14]
regfile21[15]
regfile21[16]
regfile21[17]
regfile21[18]
regfile21[19]
regfile21[1]
regfile21[20]
regfile21[21]
regfile21[22]
regfile21[23]
regfile21[24]
regfile21[25]
regfile21[26]
regfile21[27]
regfile21[28]
regfile21[29]
regfile21[2]
regfile21[30]
regfile21[31]
regfile21[3]
regfile21[4]
regfile21[5]
regfile21[6]
regfile21[7]
regfile21[8]
regfile21[9]
regfile22[0]
regfile22[10]
regfile22[11]
regfile22[12]
regfile22[13]
regfile22[14]
regfile22[15]
regfile22[16]
regfile22[17]
regfile22[18]
regfile22[19]
regfile22[1]
regfile22[20]
regfile22[21]
regfile22[22]
regfile22[23]
regfile22[24]
regfile22[25]
regfile22[26]
regfile22[27]
regfile22[28]
regfile22[29]
regfile22[2]
regfile22[30]
regfile22[31]
regfile22[3]
regfile22[4]
regfile22[5]
regfile22[6]
regfile22[7]
regfile22[8]
regfile22[9]
regfile23[0]
regfile23[10]
regfile23[11]
regfile23[12]
regfile23[13]
regfile23[14]
regfile23[15]
regfile23[16]
regfile23[17]
regfile23[18]
regfile23[19]
regfile23[1]
regfile23[20]
regfile23[21]
regfile23[22]
regfile23[23]
regfile23[24]
regfile23[25]
regfile23[26]
regfile23[27]
regfile23[28]
regfile23[29]
regfile23[2]
regfile23[30]
regfile23[31]
regfile23[3]
regfile23[4]
regfile23[5]
regfile23[6]
regfile23[7]
regfile23[8]
regfile23[9]
regfile24[0]
regfile24[10]
regfile24[11]
regfile24[12]
regfile24[13]
regfile24[14]
regfile24[15]
regfile24[16]
regfile24[17]
regfile24[18]
regfile24[19]
regfile24[1]
regfile24[20]
regfile24[21]
regfile24[22]
regfile24[23]
regfile24[24]
regfile24[25]
regfile24[26]
regfile24[27]
regfile24[28]
regfile24[29]
regfile24[2]
regfile24[30]
regfile24[31]
regfile24[3]
regfile24[4]
regfile24[5]
regfile24[6]
regfile24[7]
regfile24[8]
regfile24[9]
regfile25[0]
regfile25[10]
regfile25[11]
regfile25[12]
regfile25[13]
regfile25[14]
regfile25[15]
regfile25[16]
regfile25[17]
regfile25[18]
regfile25[19]
regfile25[1]
regfile25[20]
regfile25[21]
regfile25[22]
regfile25[23]
regfile25[24]
regfile25[25]
regfile25[26]
regfile25[27]
regfile25[28]
regfile25[29]
regfile25[2]
regfile25[30]
regfile25[31]
regfile25[3]
regfile25[4]
regfile25[5]
regfile25[6]
regfile25[7]
regfile25[8]
regfile25[9]
regfile26[0]
regfile26[10]
regfile26[11]
regfile26[12]
regfile26[13]
regfile26[14]
regfile26[15]
regfile26[16]
regfile26[17]
regfile26[18]
regfile26[19]
regfile26[1]
regfile26[20]
regfile26[21]
regfile26[22]
regfile26[23]
regfile26[24]
regfile26[25]
regfile26[26]
regfile26[27]
regfile26[28]
regfile26[29]
regfile26[2]
regfile26[30]
regfile26[31]
regfile26[3]
regfile26[4]
regfile26[5]
regfile26[6]
regfile26[7]
regfile26[8]
regfile26[9]
regfile27[0]
regfile27[10]
regfile27[11]
regfile27[12]
regfile27[13]
regfile27[14]
regfile27[15]
regfile27[16]
regfile27[17]
regfile27[18]
regfile27[19]
regfile27[1]
regfile27[20]
regfile27[21]
regfile27[22]
regfile27[23]
regfile27[24]
regfile27[25]
regfile27[26]
regfile27[27]
regfile27[28]
regfile27[29]
regfile27[2]
regfile27[30]
regfile27[31]
regfile27[3]
regfile27[4]
regfile27[5]
regfile27[6]
regfile27[7]
regfile27[8]
regfile27[9]
regfile28[0]
regfile28[10]
regfile28[11]
regfile28[12]
regfile28[13]
regfile28[14]
regfile28[15]
regfile28[16]
regfile28[17]
regfile28[18]
regfile28[19]
regfile28[1]
regfile28[20]
regfile28[21]
regfile28[22]
regfile28[23]
regfile28[24]
regfile28[25]
regfile28[26]
regfile28[27]
regfile28[28]
regfile28[29]
regfile28[2]
regfile28[30]
regfile28[31]
regfile28[3]
regfile28[4]
regfile28[5]
regfile28[6]
regfile28[7]
regfile28[8]
regfile28[9]
regfile29[0]
regfile29[10]
regfile29[11]
regfile29[12]
regfile29[13]
regfile29[14]
regfile29[15]
regfile29[16]
regfile29[17]
regfile29[18]
regfile29[19]
regfile29[1]
regfile29[20]
regfile29[21]
regfile29[22]
regfile29[23]
regfile29[24]
regfile29[25]
regfile29[26]
regfile29[27]
regfile29[28]
regfile29[29]
regfile29[2]
regfile29[30]
regfile29[31]
regfile29[3]
regfile29[4]
regfile29[5]
regfile29[6]
regfile29[7]
regfile29[8]
regfile29[9]
regfile2[0]
regfile2[10]
regfile2[11]
regfile2[12]
regfile2[13]
regfile2[14]
regfile2[15]
regfile2[16]
regfile2[17]
regfile2[18]
regfile2[19]
regfile2[1]
regfile2[20]
regfile2[21]
regfile2[22]
regfile2[23]
regfile2[24]
regfile2[25]
regfile2[26]
regfile2[27]
regfile2[28]
regfile2[29]
regfile2[2]
regfile2[30]
regfile2[31]
regfile2[3]
regfile2[4]
regfile2[5]
regfile2[6]
regfile2[7]
regfile2[8]
regfile2[9]
regfile30[0]
regfile30[10]
regfile30[11]
regfile30[12]
regfile30[13]
regfile30[14]
regfile30[15]
regfile30[16]
regfile30[17]
regfile30[18]
regfile30[19]
regfile30[1]
regfile30[20]
regfile30[21]
regfile30[22]
regfile30[23]
regfile30[24]
regfile30[25]
regfile30[26]
regfile30[27]
regfile30[28]
regfile30[29]
regfile30[2]
regfile30[30]
regfile30[31]
regfile30[3]
regfile30[4]
regfile30[5]
regfile30[6]
regfile30[7]
regfile30[8]
regfile30[9]
regfile31[0]
regfile31[10]
regfile31[11]
regfile31[12]
regfile31[13]
regfile31[14]
regfile31[15]
regfile31[16]
regfile31[17]
regfile31[18]
regfile31[19]
regfile31[1]
regfile31[20]
regfile31[21]
regfile31[22]
regfile31[23]
regfile31[24]
regfile31[25]
regfile31[26]
regfile31[27]
regfile31[28]
regfile31[29]
regfile31[2]
regfile31[30]
regfile31[31]
regfile31[3]
regfile31[4]
regfile31[5]
regfile31[6]
regfile31[7]
regfile31[8]
regfile31[9]
regfile3[0]
regfile3[10]
regfile3[11]
regfile3[12]
regfile3[13]
regfile3[14]
regfile3[15]
regfile3[16]
regfile3[17]
regfile3[18]
regfile3[19]
regfile3[1]
regfile3[20]
regfile3[21]
regfile3[22]
regfile3[23]
regfile3[24]
regfile3[25]
regfile3[26]
regfile3[27]
regfile3[28]
regfile3[29]
regfile3[2]
regfile3[30]
regfile3[31]
regfile3[3]
regfile3[4]
regfile3[5]
regfile3[6]
regfile3[7]
regfile3[8]
regfile3[9]
regfile4[0]
regfile4[10]
regfile4[11]
regfile4[12]
regfile4[13]
regfile4[14]
regfile4[15]
regfile4[16]
regfile4[17]
regfile4[18]
regfile4[19]
regfile4[1]
regfile4[20]
regfile4[21]
regfile4[22]
regfile4[23]
regfile4[24]
regfile4[25]
regfile4[26]
regfile4[27]
regfile4[28]
regfile4[29]
regfile4[2]
regfile4[30]
regfile4[31]
regfile4[3]
regfile4[4]
regfile4[5]
regfile4[6]
regfile4[7]
regfile4[8]
regfile4[9]
regfile5[0]
regfile5[10]
regfile5[11]
regfile5[12]
regfile5[13]
regfile5[14]
regfile5[15]
regfile5[16]
regfile5[17]
regfile5[18]
regfile5[19]
regfile5[1]
regfile5[20]
regfile5[21]
regfile5[22]
regfile5[23]
regfile5[24]
regfile5[25]
regfile5[26]
regfile5[27]
regfile5[28]
regfile5[29]
regfile5[2]
regfile5[30]
regfile5[31]
regfile5[3]
regfile5[4]
regfile5[5]
regfile5[6]
regfile5[7]
regfile5[8]
regfile5[9]
regfile6[0]
regfile6[10]
regfile6[11]
regfile6[12]
regfile6[13]
regfile6[14]
regfile6[15]
regfile6[16]
regfile6[17]
regfile6[18]
regfile6[19]
regfile6[1]
regfile6[20]
regfile6[21]
regfile6[22]
regfile6[23]
regfile6[24]
regfile6[25]
regfile6[26]
regfile6[27]
regfile6[28]
regfile6[29]
regfile6[2]
regfile6[30]
regfile6[31]
regfile6[3]
regfile6[4]
regfile6[5]
regfile6[6]
regfile6[7]
regfile6[8]
regfile6[9]
regfile7[0]
regfile7[10]
regfile7[11]
regfile7[12]
regfile7[13]
regfile7[14]
regfile7[15]
regfile7[16]
regfile7[17]
regfile7[18]
regfile7[19]
regfile7[1]
regfile7[20]
regfile7[21]
regfile7[22]
regfile7[23]
regfile7[24]
regfile7[25]
regfile7[26]
regfile7[27]
regfile7[28]
regfile7[29]
regfile7[2]
regfile7[30]
regfile7[31]
regfile7[3]
regfile7[4]
regfile7[5]
regfile7[6]
regfile7[7]
regfile7[8]
regfile7[9]
regfile8[0]
regfile8[10]
regfile8[11]
regfile8[12]
regfile8[13]
regfile8[14]
regfile8[15]
regfile8[16]
regfile8[17]
regfile8[18]
regfile8[19]
regfile8[1]
regfile8[20]
regfile8[21]
regfile8[22]
regfile8[23]
regfile8[24]
regfile8[25]
regfile8[26]
regfile8[27]
regfile8[28]
regfile8[29]
regfile8[2]
regfile8[30]
regfile8[31]
regfile8[3]
regfile8[4]
regfile8[5]
regfile8[6]
regfile8[7]
regfile8[8]
regfile8[9]
regfile9[0]
regfile9[10]
regfile9[11]
regfile9[12]
regfile9[13]
regfile9[14]
regfile9[15]
regfile9[16]
regfile9[17]
regfile9[18]
regfile9[19]
regfile9[1]
regfile9[20]
regfile9[21]
regfile9[22]
regfile9[23]
regfile9[24]
regfile9[25]
regfile9[26]
regfile9[27]
regfile9[28]
regfile9[29]
regfile9[2]
regfile9[30]
regfile9[31]
regfile9[3]
regfile9[4]
regfile9[5]
regfile9[6]
regfile9[7]
regfile9[8]
regfile9[9]
rs[0]
rs[10]
rs[11]
rs[12]
rs[13]
rs[14]
rs[15]
rs[16]
rs[17]
rs[18]
rs[19]
rs[1]
rs[20]
rs[21]
rs[22]
rs[23]
rs[24]
rs[25]
rs[26]
rs[27]
rs[28]
rs[29]
rs[2]
rs[30]
rs[31]
rs[3]
rs[4]
rs[5]
rs[6]
rs[7]
rs[8]
rs[9]
rsc[0]
rsc[1]
rsc[2]
rsc[3]
rsc[4]
rt[0]
rt[10]
rt[11]
rt[12]
rt[13]
rt[14]
rt[15]
rt[16]
rt[17]
rt[18]
rt[19]
rt[1]
rt[20]
rt[21]
rt[22]
rt[23]
rt[24]
rt[25]
rt[26]
rt[27]
rt[28]
rt[29]
rt[2]
rt[30]
rt[31]
rt[3]
rt[4]
rt[5]
rt[6]
rt[7]
rt[8]
rt[9]
rtc[0]
rtc[1]
rtc[2]
rtc[3]
rtc[4]
shamtT[0]
shamtT[1]
shamtT[2]
shamtT[3]
shamtT[4]
shamt[0]
shamt[1]
shamt[2]
shamt[3]
shamt[4]
su
zero

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.186        0.000                      0                12288        0.294        0.000                      0                12288       18.750        0.000                       0                  2081  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            22.186        0.000                      0                12288        0.294        0.000                      0                12288       18.750        0.000                       0                  2081  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       22.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_0_0/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_0_0/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_0_0/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_0_0/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_0_0/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_0_0/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_0_0/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_0_0_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[0]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[0]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[0]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[0]
                                                                      r  dmem_inst/DMEMdata_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_23_23_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_23_23_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_19_19/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_19_19/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_19_19/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_19_19/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_19_19/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_19_19/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_19_19/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_19_19/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_19_19/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_19_19_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[19]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[19]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[19]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[19]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[19]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[19]
                                                                      r  dmem_inst/DMEMdata_OBUF[19]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[19]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[19]
                                                                      r  sccpu/pc_inst/rdd_OBUF[19]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[19]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[19]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][19]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][19]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_1_1/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_1_1/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_1_1/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_1_1/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_1_1/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_1_1/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_1_1/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_1_1/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_1_1/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_1_1_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[1]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[1]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[1]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[1]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[1]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[1]
                                                                      r  dmem_inst/DMEMdata_OBUF[1]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[1]
                                                                      r  sccpu/pc_inst/rdd_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[1]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[1]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][1]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_2_2/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_2_2/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_2_2/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_2_2/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_2_2/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_2_2/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_2_2/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_2_2/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_2_2/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_2_2_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[2]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[2]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[2]
                                                                      r  dmem_inst/DMEMdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[2]
                                                                      r  sccpu/pc_inst/rdd_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[2]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[2]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][2]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_3_3/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_3_3/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_3_3/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_3_3/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_3_3/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_3_3/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_3_3/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_3_3/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_3_3/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_3_3_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[3]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[3]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[3]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[3]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[3]
                                                                      r  dmem_inst/DMEMdata_OBUF[3]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[3]
                                                                      r  sccpu/pc_inst/rdd_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[3]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[3]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][3]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][3]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_4_4/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_4_4/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_4_4/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_4_4/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_4_4/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_4_4/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_4_4/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_4_4/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_4_4/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_4_4_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[4]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[4]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[4]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[4]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[4]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[4]
                                                                      r  dmem_inst/DMEMdata_OBUF[4]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[4]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[4]
                                                                      r  sccpu/pc_inst/rdd_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[4]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[4]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][4]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][4]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_5_5/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_5_5/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_5_5/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_5_5/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_5_5/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_5_5/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_5_5/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_5_5/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_5_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[5]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[5]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[5]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[5]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[5]
                                                                      r  dmem_inst/DMEMdata_OBUF[5]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[5]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[5]
                                                                      r  sccpu/pc_inst/rdd_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[5]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[5]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][5]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][5]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_6_6/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_6_6/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_6_6/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_6_6/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_6_6/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_6_6/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_6_6/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_6_6/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_6_6/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_6_6_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[6]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[6]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[6]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[6]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[6]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[6]
                                                                      r  dmem_inst/DMEMdata_OBUF[6]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[6]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[6]
                                                                      r  sccpu/pc_inst/rdd_OBUF[6]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[6]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[6]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][6]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_7_7/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_7_7/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_7_7/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_7_7/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_7_7/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_7_7_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[7]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[7]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[7]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[7]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[7]
                                                                      r  dmem_inst/DMEMdata_OBUF[7]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[7]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[7]
                                                                      r  sccpu/pc_inst/rdd_OBUF[7]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[7]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[7]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][7]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][7]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    

Slack (MET) :             22.186ns  (required time - arrival time)
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_pin rise@40.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        17.678ns  (logic 3.558ns (20.127%)  route 14.120ns (79.873%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 42.131 - 40.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_9_9/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_9_9/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_9_9/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_9_9/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_9_9/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_9_9/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_9_9/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_9_9/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_9_9/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_9_9_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[9]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[9]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[9]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[9]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[9]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[9]
                                                                      r  dmem_inst/DMEMdata_OBUF[9]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[9]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[9]
                                                                      r  sccpu/pc_inst/rdd_OBUF[9]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[9]_inst_i_1/O
                         net (fo=33, unplaced)        0.000    20.132    sccpu/cpu_ref/D[9]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   40.000    40.000 r  
                                                      0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    40.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    41.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    41.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439    42.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][9]/C
                         clock pessimism              0.179    42.309    
                         clock uncertainty           -0.035    42.274    
                         FDCE (Setup_fdce_C_D)        0.044    42.318    sccpu/cpu_ref/array_reg_reg[0][9]
  -------------------------------------------------------------------
                         required time                         42.318    
                         arrival time                         -20.132    
  -------------------------------------------------------------------
                         slack                                 22.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/pc_inst/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.245ns (45.578%)  route 0.293ns (54.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.293     1.118    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/mux1out_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.216 r  sccpu/pc_inst/mux1out_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.000     1.216    sccpu/pc_inst/pc_reg[30]_0[0]
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/pc_inst/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[10][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[10][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[11][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[11][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[11][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[12][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[12][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[13][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[14][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[14][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[15][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[16][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sccpu/cpu_ref/array_reg_reg[17][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.245ns (36.922%)  route 0.419ns (63.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.419     1.244    sccpu/pc_inst/Q[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.342 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.000     1.342    sccpu/cpu_ref/D[0]
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[17][0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    sccpu/cpu_ref/array_reg_reg[17][0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845               RF_CLK_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][30]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][31]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][5]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][6]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][7]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][8]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000               sccpu/cpu_ref/array_reg_reg[19][9]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_13_13/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_13_13/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_14_14/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_14_14/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1024_1279_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_13_13/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_13_13/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_14_14/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750               dmem_inst/DMEM_reg_1280_1535_14_14/RAMS64E_B/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay          1613 Endpoints
Min Delay          1613 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in
                            (clock source 'clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RF_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.088ns  (logic 3.701ns (72.742%)  route 1.387ns (27.258%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   20.000    20.000 f  
                                                      0.000    20.000 f  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
                                                                      f  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971    20.971 f  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803    21.774    RF_CLK_OBUF
                                                                      f  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096    21.870 f  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584    22.454    RF_CLK_OBUF_BUFG
                                                                      f  RF_CLK_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    25.088 f  RF_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    25.088    RF_CLK
                                                                      f  RF_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_0_0/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_0_0/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_0_0/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_0_0/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_0_0/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_0_0/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_0_0/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_0_0/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_0_0_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[0]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[0]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[0]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[0]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[0]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[0]
                                                                      r  dmem_inst/DMEMdata_OBUF[0]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[0]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[0]
                                                                      r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[0]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[0]
                                                                      r  rdd_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[0]
                                                                      r  rdd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_23_23_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_23_23_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_19_19/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_19_19/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_19_19/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_19_19/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_19_19/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_19_19/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_19_19/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_19_19/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_19_19/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_19_19_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[19]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[19]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[19]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[19]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[19]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[19]
                                                                      r  dmem_inst/DMEMdata_OBUF[19]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[19]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[19]
                                                                      r  sccpu/pc_inst/rdd_OBUF[19]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[19]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[19]
                                                                      r  rdd_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[19]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[19]
                                                                      r  rdd[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_1_1/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_1_1/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_1_1/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_1_1/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_1_1/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_1_1/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_1_1/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_1_1/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_1_1/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_1_1_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[1]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[1]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[1]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[1]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[1]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[1]
                                                                      r  dmem_inst/DMEMdata_OBUF[1]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[1]
                                                                      r  sccpu/pc_inst/rdd_OBUF[1]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[1]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[1]
                                                                      r  rdd_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[1]
                                                                      r  rdd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_2_2/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_2_2/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_2_2/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_2_2/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_2_2/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_2_2/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_2_2/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_2_2/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_2_2/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_2_2_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[2]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[2]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[2]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[2]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[2]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[2]
                                                                      r  dmem_inst/DMEMdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[2]
                                                                      r  sccpu/pc_inst/rdd_OBUF[2]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[2]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[2]
                                                                      r  rdd_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[2]
                                                                      r  rdd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_3_3/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_3_3/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_3_3/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_3_3/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_3_3/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_3_3/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_3_3/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_3_3/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_3_3/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_3_3_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[3]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[3]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[3]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[3]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[3]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[3]
                                                                      r  dmem_inst/DMEMdata_OBUF[3]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[3]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[3]
                                                                      r  sccpu/pc_inst/rdd_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[3]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[3]
                                                                      r  rdd_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[3]
                                                                      r  rdd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_4_4/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_4_4/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_4_4/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_4_4/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_4_4/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_4_4/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_4_4/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_4_4/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_4_4/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_4_4_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[4]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[4]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[4]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[4]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[4]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[4]
                                                                      r  dmem_inst/DMEMdata_OBUF[4]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[4]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[4]
                                                                      r  sccpu/pc_inst/rdd_OBUF[4]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[4]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[4]
                                                                      r  rdd_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[4]
                                                                      r  rdd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_1/O
                         net (fo=194, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_5_5/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_5_5/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_5_5/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_5_5/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_5_5/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_5_5/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_5_5/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_5_5/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_5_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[5]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[5]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[5]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[5]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[5]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[5]
                                                                      r  dmem_inst/DMEMdata_OBUF[5]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[5]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[5]
                                                                      r  sccpu/pc_inst/rdd_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[5]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[5]
                                                                      r  rdd_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[5]
                                                                      r  rdd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_6_6/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_6_6/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_6_6/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_6_6/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_6_6/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_6_6/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_6_6/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_6_6/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_6_6/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_6_6_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[6]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[6]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[6]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[6]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[6]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[6]
                                                                      r  dmem_inst/DMEMdata_OBUF[6]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[6]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[6]
                                                                      r  sccpu/pc_inst/rdd_OBUF[6]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[6]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[6]
                                                                      r  rdd_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[6]
                                                                      r  rdd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.115ns  (logic 6.192ns (29.326%)  route 14.923ns (70.674%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11 MUXF7=1 MUXF8=1 OBUF=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.584     2.454    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 f  sccpu/pc_inst/pc_reg[12]/Q
                         net (fo=862, unplaced)       0.903     3.835    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[10]
                                                                      f  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.130 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=2, unplaced)         0.743     4.873    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.997 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.732     5.729    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.853 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.665     6.518    imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
                                                                      r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  imem_inst/imem_ip/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=21, unplaced)        1.002     7.644    sccpu/npcmaker_inst/spo[0]
                                                                      r  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.768 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10/O
                         net (fo=1, unplaced)         0.732     8.500    sccpu/npcmaker_inst/a_OBUF[31]_inst_i_10_n_0
                                                                      f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.624 f  sccpu/npcmaker_inst/a_OBUF[31]_inst_i_5/O
                         net (fo=55, unplaced)        1.026     9.650    sccpu/cpu_ref/a_OBUF[31]_inst_i_10
                                                                      f  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.774 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_43/O
                         net (fo=2, unplaced)         0.975    10.749    sccpu/cpu_ref/r_OBUF[15]_inst_i_43_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.873 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_32/O
                         net (fo=22, unplaced)        1.003    11.876    sccpu/cpu_ref/r_OBUF[15]_inst_i_32_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.000 r  sccpu/cpu_ref/r_OBUF[15]_inst_i_10/O
                         net (fo=115, unplaced)       0.552    12.552    sccpu/cpu_ref/r_OBUF[15]_inst_i_10_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/I3
                         LUT5 (Prop_lut5_I3_O)        0.124    12.676 r  sccpu/cpu_ref/r_OBUF[8]_inst_i_33/O
                         net (fo=3, unplaced)         0.750    13.426    sccpu/cpu_ref/r_OBUF[8]_inst_i_33_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    13.550 r  sccpu/cpu_ref/r_OBUF[4]_inst_i_8/O
                         net (fo=4, unplaced)         0.756    14.306    sccpu/cpu_ref/r_OBUF[4]_inst_i_8_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    14.430 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_7/O
                         net (fo=2, unplaced)         0.460    14.890    sccpu/cpu_ref/r_OBUF[3]_inst_i_7_n_0
                                                                      r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    15.014 r  sccpu/cpu_ref/r_OBUF[3]_inst_i_2/O
                         net (fo=6, unplaced)         0.481    15.495    sccpu/cpu_ref/r_OBUF[3]_inst_i_2_n_0
                                                                      r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    15.619 r  sccpu/cpu_ref/DMEM_reg_1792_2047_11_11_i_6/O
                         net (fo=192, unplaced)       1.070    16.689    dmem_inst/DMEM_reg_1280_1535_7_7/A1
                                                                      r  dmem_inst/DMEM_reg_1280_1535_7_7/RAMS64E_C/ADR1
                         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.111    16.800 r  dmem_inst/DMEM_reg_1280_1535_7_7/RAMS64E_C/O
                         net (fo=1, unplaced)         0.000    16.800    dmem_inst/DMEM_reg_1280_1535_7_7/OC
                                                                      r  dmem_inst/DMEM_reg_1280_1535_7_7/F7.B/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247    17.047 r  dmem_inst/DMEM_reg_1280_1535_7_7/F7.B/O
                         net (fo=1, unplaced)         0.000    17.047    dmem_inst/DMEM_reg_1280_1535_7_7/O0
                                                                      r  dmem_inst/DMEM_reg_1280_1535_7_7/F8/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098    17.145 r  dmem_inst/DMEM_reg_1280_1535_7_7/F8/O
                         net (fo=1, unplaced)         0.611    17.756    dmem_inst/DMEM_reg_1280_1535_7_7_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[7]_inst_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.345    18.101 r  dmem_inst/DMEMdata_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.732    18.833    dmem_inst/DMEMdata_OBUF[7]_inst_i_5_n_0
                                                                      r  dmem_inst/DMEMdata_OBUF[7]_inst_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    18.957 r  dmem_inst/DMEMdata_OBUF[7]_inst_i_3/O
                         net (fo=2, unplaced)         0.460    19.417    dmem_inst/DMEMdata0[7]
                                                                      r  dmem_inst/DMEMdata_OBUF[7]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    19.541 r  dmem_inst/DMEMdata_OBUF[7]_inst_i_2/O
                         net (fo=3, unplaced)         0.467    20.008    sccpu/pc_inst/DMEMdata_OBUF[7]
                                                                      r  sccpu/pc_inst/rdd_OBUF[7]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    20.132 r  sccpu/pc_inst/rdd_OBUF[7]_inst_i_1/O
                         net (fo=33, unplaced)        0.803    20.935    rdd_OBUF[7]
                                                                      r  rdd_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    23.569 r  rdd_OBUF[7]_inst/O
                         net (fo=0)                   0.000    23.569    rdd[7]
                                                                      r  rdd[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_in
                            (clock source 'clk_pin'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RF_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.377ns (75.268%)  route 0.452ns (24.732%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    RF_CLK_OBUF_BUFG
                                                                      r  RF_CLK_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.830 r  RF_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.830    RF_CLK
                                                                      r  RF_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            NPCout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[0]/Q
                         net (fo=5, unplaced)         0.338     1.164    pc_OBUF[0]
                                                                      r  NPCout_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  NPCout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.369    NPCout[0]
                                                                      r  NPCout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jextend[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[28]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[0]
                                                                      r  jextend_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jextend_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.369    jextend[28]
                                                                      r  jextend[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jextend[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[29]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[1]
                                                                      r  jextend_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jextend_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.369    jextend[29]
                                                                      r  jextend[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jextend[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[30]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[2]
                                                                      r  jextend_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jextend_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.369    jextend[30]
                                                                      r  jextend[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jextend[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[31]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[3]
                                                                      r  jextend_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jextend_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.369    jextend[31]
                                                                      r  jextend[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jpc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[28]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[0]
                                                                      r  jpc_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jpc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.369    jpc[0]
                                                                      r  jpc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jpc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[29]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[1]
                                                                      r  jpc_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jpc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.369    jpc[1]
                                                                      r  jpc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jpc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[30]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[2]
                                                                      r  jpc_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jpc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.369    jpc[2]
                                                                      r  jpc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sccpu/pc_inst/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            jpc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                                                                      r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    RF_CLK_OBUF
                                                                      r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.114     0.679    sccpu/pc_inst/CLK
                         FDCE                                         r  sccpu/pc_inst/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  sccpu/pc_inst/pc_reg[31]/Q
                         net (fo=5, unplaced)         0.338     1.164    jpc_OBUF[3]
                                                                      r  jpc_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  jpc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.369    jpc[3]
                                                                      r  jpc[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay          1056 Endpoints
Min Delay          1056 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.774ns  (logic 0.971ns (54.744%)  route 0.803ns (45.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.803     1.774    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.439     2.131    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][10]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][14]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][15]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][16]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][17]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sccpu/cpu_ref/array_reg_reg[0][18]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
                                                                      f  reset_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  reset_IBUF_inst/O
                         net (fo=1056, unplaced)      0.338     0.539    sccpu/cpu_ref/AR[0]
                         FDCE                                         f  sccpu/cpu_ref/array_reg_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
                         IBUF                                         r  clk_in_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_in_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    RF_CLK_OBUF
                         BUFG                                         r  RF_CLK_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  RF_CLK_OBUF_BUFG_inst/O
                         net (fo=2081, unplaced)      0.259     1.033    sccpu/cpu_ref/CLK
                         FDCE                                         r  sccpu/cpu_ref/array_reg_reg[0][18]/C





