// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="drive_group_head_phase_drive_group_head_phase,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.801038,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=153,HLS_SYN_LUT=4434,HLS_VERSION=2025_1}" *)

module drive_group_head_phase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        head_ctx_ref_address0,
        head_ctx_ref_ce0,
        head_ctx_ref_we0,
        head_ctx_ref_d0,
        head_ctx_ref_q0,
        group_idx,
        layer_idx,
        start_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] head_ctx_ref_address0;
output   head_ctx_ref_ce0;
output   head_ctx_ref_we0;
output  [58:0] head_ctx_ref_d0;
input  [58:0] head_ctx_ref_q0;
input  [31:0] group_idx;
input  [31:0] layer_idx;
input  [0:0] start_r;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[1:0] head_ctx_ref_address0;
reg head_ctx_ref_ce0;
reg head_ctx_ref_we0;
reg[58:0] head_ctx_ref_d0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] start_r_read_reg_203;
reg   [31:0] layer_idx_read_reg_208;
wire   [0:0] icmp_ln178_fu_129_p2;
reg   [0:0] icmp_ln178_reg_213;
wire   [1:0] trunc_ln181_fu_140_p1;
reg   [1:0] trunc_ln181_reg_217;
reg   [1:0] head_ctx_ref_addr_reg_222;
wire   [4:0] shl_ln_fu_144_p3;
reg   [4:0] shl_ln_reg_227;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln183_fu_161_p2;
reg   [0:0] icmp_ln183_reg_232;
wire   [0:0] and_ln184_fu_173_p2;
reg   [0:0] and_ln184_reg_236;
wire    grp_run_single_head_fu_110_ap_start;
wire    grp_run_single_head_fu_110_ap_done;
wire    grp_run_single_head_fu_110_ap_idle;
wire    grp_run_single_head_fu_110_ap_ready;
wire   [1:0] grp_run_single_head_fu_110_head_ctx_ref_address0;
wire    grp_run_single_head_fu_110_head_ctx_ref_ce0;
wire    grp_run_single_head_fu_110_head_ctx_ref_we0;
wire   [58:0] grp_run_single_head_fu_110_head_ctx_ref_d0;
wire   [0:0] grp_run_single_head_fu_110_ap_return;
reg   [0:0] ap_phi_mux_empty_phi_fu_102_p4;
wire    ap_CS_fsm_state4;
reg    ap_predicate_op38_call_state4;
reg    ap_block_state4_on_subcall_done;
reg    grp_run_single_head_fu_110_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    head_ctx_ref_we0_out;
wire   [63:0] zext_ln181_fu_135_p1;
reg    head_ctx_ref_ce0_local;
reg   [1:0] head_ctx_ref_address0_local;
reg    head_ctx_ref_we0_local;
wire   [58:0] or_ln_fu_192_p4;
wire   [29:0] tmp_fu_119_p4;
wire   [7:0] trunc_ln_fu_151_p4;
wire   [0:0] icmp_ln184_fu_167_p2;
wire   [6:0] tmp_s_fu_178_p4;
wire   [50:0] trunc_ln184_fu_188_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_condition_97;
reg    ap_condition_101;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_run_single_head_fu_110_ap_start_reg = 1'b0;
end

drive_group_head_phase_run_single_head grp_run_single_head_fu_110(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_single_head_fu_110_ap_start),
    .ap_done(grp_run_single_head_fu_110_ap_done),
    .ap_idle(grp_run_single_head_fu_110_ap_idle),
    .ap_ready(grp_run_single_head_fu_110_ap_ready),
    .head_ctx_ref_address0(grp_run_single_head_fu_110_head_ctx_ref_address0),
    .head_ctx_ref_ce0(grp_run_single_head_fu_110_head_ctx_ref_ce0),
    .head_ctx_ref_we0(grp_run_single_head_fu_110_head_ctx_ref_we0),
    .head_ctx_ref_d0(grp_run_single_head_fu_110_head_ctx_ref_d0),
    .head_ctx_ref_q0(head_ctx_ref_q0),
    .ctx(shl_ln_reg_227),
    .layer_idx(layer_idx_read_reg_208),
    .start_r(and_ln184_reg_236),
    .ap_return(grp_run_single_head_fu_110_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_single_head_fu_110_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_run_single_head_fu_110_ap_start_reg <= 1'b1;
        end else if ((grp_run_single_head_fu_110_ap_ready == 1'b1)) begin
            grp_run_single_head_fu_110_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln184_reg_236 <= and_ln184_fu_173_p2;
        icmp_ln183_reg_232 <= icmp_ln183_fu_161_p2;
        shl_ln_reg_227[4 : 3] <= shl_ln_fu_144_p3[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        head_ctx_ref_addr_reg_222 <= zext_ln181_fu_135_p1;
        icmp_ln178_reg_213 <= icmp_ln178_fu_129_p2;
        layer_idx_read_reg_208 <= layer_idx;
        start_r_read_reg_203 <= start_r;
        trunc_ln181_reg_217 <= trunc_ln181_fu_140_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_101)) begin
            ap_phi_mux_empty_phi_fu_102_p4 = 1'd0;
        end else if ((1'b1 == ap_condition_97)) begin
            ap_phi_mux_empty_phi_fu_102_p4 = 1'd1;
        end else begin
            ap_phi_mux_empty_phi_fu_102_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_102_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_call_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        head_ctx_ref_address0 = grp_run_single_head_fu_110_head_ctx_ref_address0;
    end else begin
        head_ctx_ref_address0 = head_ctx_ref_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        head_ctx_ref_address0_local = head_ctx_ref_addr_reg_222;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        head_ctx_ref_address0_local = zext_ln181_fu_135_p1;
    end else begin
        head_ctx_ref_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_call_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        head_ctx_ref_ce0 = grp_run_single_head_fu_110_head_ctx_ref_ce0;
    end else begin
        head_ctx_ref_ce0 = head_ctx_ref_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        head_ctx_ref_ce0_local = 1'b1;
    end else begin
        head_ctx_ref_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_call_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        head_ctx_ref_d0 = grp_run_single_head_fu_110_head_ctx_ref_d0;
    end else begin
        head_ctx_ref_d0 = or_ln_fu_192_p4;
    end
end

always @ (*) begin
    if (((ap_predicate_op38_call_state4 == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        head_ctx_ref_we0 = grp_run_single_head_fu_110_head_ctx_ref_we0;
    end else begin
        head_ctx_ref_we0 = (head_ctx_ref_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((icmp_ln183_fu_161_p2 == 1'd0) & (icmp_ln178_reg_213 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        head_ctx_ref_we0_local = 1'b1;
    end else begin
        head_ctx_ref_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln183_fu_161_p2 == 1'd1) | (icmp_ln178_reg_213 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln184_fu_173_p2 = (start_r_read_reg_203 & icmp_ln184_fu_167_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_predicate_op38_call_state4 == 1'b1) & (grp_run_single_head_fu_110_ap_done == 1'b0));
end

always @ (*) begin
    ap_condition_101 = ((grp_run_single_head_fu_110_ap_return == 1'd0) & (icmp_ln183_reg_232 == 1'd0) & (icmp_ln178_reg_213 == 1'd0));
end

always @ (*) begin
    ap_condition_97 = ((icmp_ln178_reg_213 == 1'd1) | ((grp_run_single_head_fu_110_ap_return == 1'd1) | (icmp_ln183_reg_232 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op38_call_state4 = ((icmp_ln183_reg_232 == 1'd0) & (icmp_ln178_reg_213 == 1'd0));
end

assign ap_return = ap_phi_mux_empty_phi_fu_102_p4;

assign grp_run_single_head_fu_110_ap_start = grp_run_single_head_fu_110_ap_start_reg;

assign head_ctx_ref_we0_out = head_ctx_ref_we0_local;

assign icmp_ln178_fu_129_p2 = (($signed(tmp_fu_119_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln183_fu_161_p2 = ((trunc_ln_fu_151_p4 == 8'd14) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_167_p2 = ((trunc_ln_fu_151_p4 == 8'd0) ? 1'b1 : 1'b0);

assign or_ln_fu_192_p4 = {{{tmp_s_fu_178_p4}, {and_ln184_fu_173_p2}}, {trunc_ln184_fu_188_p1}};

assign shl_ln_fu_144_p3 = {{trunc_ln181_reg_217}, {3'd0}};

assign tmp_fu_119_p4 = {{group_idx[31:2]}};

assign tmp_s_fu_178_p4 = {{head_ctx_ref_q0[58:52]}};

assign trunc_ln181_fu_140_p1 = group_idx[1:0];

assign trunc_ln184_fu_188_p1 = head_ctx_ref_q0[50:0];

assign trunc_ln_fu_151_p4 = {{head_ctx_ref_q0[39:32]}};

assign zext_ln181_fu_135_p1 = group_idx;

always @ (posedge ap_clk) begin
    shl_ln_reg_227[2:0] <= 3'b000;
end

endmodule //drive_group_head_phase
