INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sources_1/new/Bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.srcs/sim_1/new/four_bit_adder_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marku/Documents/EE2026/Lab/Lab 2/Lab 2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
