Drill report for /home/tom/catkin/src/choice/design/pcb/ceiling_pcb/ceiling_pcb.kicad_pcb
Created on Wed 06 Dec 2017 02:15:36 PM PST

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'ceiling_pcb-PTH.drl' contains
    plated through holes:
    =============================================================

    Total plated holes count 0


Drill file 'ceiling_pcb-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
