{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677787521122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677787521122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 15:05:21 2023 " "Processing started: Thu Mar 02 15:05:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677787521122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677787521122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677787521122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677787521325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothsalgorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file boothsalgorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothAlgorithm " "Found entity 1: BoothAlgorithm" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcell.v 1 1 " "Found 1 design units, including 1 entities, in source file bcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCell " "Found entity 1: BCell" {  } { { "BCell.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BCell.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwobitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitAdder " "Found entity 1: ThirtyTwoBitAdder" {  } { { "ThirtyTwoBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitAdder " "Found entity 1: SixteenBitAdder" {  } { { "SixteenBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookaheadlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file carrylookaheadlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 carrylookaheadlogic " "Found entity 1: carrylookaheadlogic" {  } { { "carrylookaheadlogic.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521369 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(221) " "Verilog HDL information at datapath_tb.v(221): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1677787521370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zmux.v 1 1 " "Found 1 design units, including 1 entities, in source file zmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZMux " "Found entity 1: ZMux" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookaheadadder.v 1 1 " "Found 1 design units, including 1 entities, in source file lookaheadadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookaheadadder " "Found entity 1: lookaheadadder" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 NonRestoringDivision " "Found entity 1: NonRestoringDivision" {  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.v 1 1 " "Found 1 design units, including 1 entities, in source file se.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0.v 1 1 " "Found 1 design units, including 1 entities, in source file reg0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg0 " "Found entity 1: reg0" {  } { { "reg0.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/reg0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787521386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787521386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin DataPath.v(66) " "Verilog HDL Implicit Net warning at DataPath.v(66): created implicit net for \"HIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin DataPath.v(67) " "Verilog HDL Implicit Net warning at DataPath.v(67): created implicit net for \"LOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin DataPath.v(68) " "Verilog HDL Implicit Net warning at DataPath.v(68): created implicit net for \"ZHIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOin DataPath.v(69) " "Verilog HDL Implicit Net warning at DataPath.v(69): created implicit net for \"ZLOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortIn DataPath.v(79) " "Verilog HDL Implicit Net warning at DataPath.v(79): created implicit net for \"InPortIn\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521386 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"HIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"LOout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"ZHIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PortInout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"PortInout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSignout DataPath.v(97) " "Verilog HDL Implicit Net warning at DataPath.v(97): created implicit net for \"CSignout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S0\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S1\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S2\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S3\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 DataPath.v(98) " "Verilog HDL Implicit Net warning at DataPath.v(98): created implicit net for \"S4\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g lookaheadadder.v(20) " "Verilog HDL Implicit Net warning at lookaheadadder.v(20): created implicit net for \"g\"" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p lookaheadadder.v(21) " "Verilog HDL Implicit Net warning at lookaheadadder.v(21): created implicit net for \"p\"" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787521387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677787521432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg0 reg0:R0 " "Elaborating entity \"reg0\" for hierarchy \"reg0:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register reg0:R0\|register:R0 " "Elaborating entity \"register\" for hierarchy \"reg0:R0\|register:R0\"" {  } { { "reg0.v" "R0" { Text "C:/altera/13.0sp1/elec374-Lab/reg0.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "DataPath.v" "PC" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:MAR " "Elaborating entity \"register\" for hierarchy \"register:MAR\"" {  } { { "DataPath.v" "MAR" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "DataPath.v" "RAM" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521469 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram.v(17) " "Verilog HDL Case Statement information at ram.v(17): all case item expressions in this case statement are onehot" {  } { { "ram.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ram.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1677787521470 "|DataPath|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521471 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YMuxOut ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"YMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUControl ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"ALUControl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lookaheadOut ALU.v(34) " "Verilog HDL Always Construct warning at ALU.v(34): variable \"lookaheadOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lookaheadOut ALU.v(38) " "Verilog HDL Always Construct warning at ALU.v(38): variable \"lookaheadOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "boothOutput ALU.v(86) " "Verilog HDL Always Construct warning at ALU.v(86): variable \"boothOutput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R ALU.v(90) " "Verilog HDL Always Construct warning at ALU.v(90): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q ALU.v(90) " "Verilog HDL Always Construct warning at ALU.v(90): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(31) " "Verilog HDL Case Statement warning at ALU.v(31): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(19) " "Inferred latch for \"C\[0\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(19) " "Inferred latch for \"C\[1\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(19) " "Inferred latch for \"C\[2\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(19) " "Inferred latch for \"C\[3\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521473 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(19) " "Inferred latch for \"C\[4\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(19) " "Inferred latch for \"C\[5\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(19) " "Inferred latch for \"C\[6\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(19) " "Inferred latch for \"C\[7\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(19) " "Inferred latch for \"C\[8\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(19) " "Inferred latch for \"C\[9\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(19) " "Inferred latch for \"C\[10\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(19) " "Inferred latch for \"C\[11\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(19) " "Inferred latch for \"C\[12\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(19) " "Inferred latch for \"C\[13\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(19) " "Inferred latch for \"C\[14\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(19) " "Inferred latch for \"C\[15\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(19) " "Inferred latch for \"C\[16\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] ALU.v(19) " "Inferred latch for \"C\[17\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] ALU.v(19) " "Inferred latch for \"C\[18\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] ALU.v(19) " "Inferred latch for \"C\[19\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] ALU.v(19) " "Inferred latch for \"C\[20\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] ALU.v(19) " "Inferred latch for \"C\[21\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] ALU.v(19) " "Inferred latch for \"C\[22\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] ALU.v(19) " "Inferred latch for \"C\[23\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] ALU.v(19) " "Inferred latch for \"C\[24\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] ALU.v(19) " "Inferred latch for \"C\[25\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] ALU.v(19) " "Inferred latch for \"C\[26\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] ALU.v(19) " "Inferred latch for \"C\[27\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] ALU.v(19) " "Inferred latch for \"C\[28\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] ALU.v(19) " "Inferred latch for \"C\[29\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] ALU.v(19) " "Inferred latch for \"C\[30\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] ALU.v(19) " "Inferred latch for \"C\[31\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521475 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] ALU.v(19) " "Inferred latch for \"C\[32\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] ALU.v(19) " "Inferred latch for \"C\[33\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] ALU.v(19) " "Inferred latch for \"C\[34\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] ALU.v(19) " "Inferred latch for \"C\[35\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] ALU.v(19) " "Inferred latch for \"C\[36\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] ALU.v(19) " "Inferred latch for \"C\[37\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] ALU.v(19) " "Inferred latch for \"C\[38\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] ALU.v(19) " "Inferred latch for \"C\[39\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] ALU.v(19) " "Inferred latch for \"C\[40\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] ALU.v(19) " "Inferred latch for \"C\[41\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] ALU.v(19) " "Inferred latch for \"C\[42\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] ALU.v(19) " "Inferred latch for \"C\[43\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] ALU.v(19) " "Inferred latch for \"C\[44\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] ALU.v(19) " "Inferred latch for \"C\[45\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] ALU.v(19) " "Inferred latch for \"C\[46\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] ALU.v(19) " "Inferred latch for \"C\[47\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] ALU.v(19) " "Inferred latch for \"C\[48\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] ALU.v(19) " "Inferred latch for \"C\[49\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] ALU.v(19) " "Inferred latch for \"C\[50\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] ALU.v(19) " "Inferred latch for \"C\[51\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] ALU.v(19) " "Inferred latch for \"C\[52\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] ALU.v(19) " "Inferred latch for \"C\[53\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] ALU.v(19) " "Inferred latch for \"C\[54\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] ALU.v(19) " "Inferred latch for \"C\[55\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] ALU.v(19) " "Inferred latch for \"C\[56\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] ALU.v(19) " "Inferred latch for \"C\[57\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] ALU.v(19) " "Inferred latch for \"C\[58\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] ALU.v(19) " "Inferred latch for \"C\[59\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] ALU.v(19) " "Inferred latch for \"C\[60\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] ALU.v(19) " "Inferred latch for \"C\[61\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] ALU.v(19) " "Inferred latch for \"C\[62\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] ALU.v(19) " "Inferred latch for \"C\[63\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521476 "|DataPath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookaheadadder ALU:alu\|lookaheadadder:addSub " "Elaborating entity \"lookaheadadder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\"" {  } { { "ALU.v" "addSub" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoBitAdder ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst " "Elaborating entity \"ThirtyTwoBitAdder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\"" {  } { { "lookaheadadder.v" "ThirtyTwoBitAdder_inst" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitAdder ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst " "Elaborating entity \"SixteenBitAdder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\"" {  } { { "ThirtyTwoBitAdder.v" "b2v_inst" { Text "C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst " "Elaborating entity \"FourBitAdder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\"" {  } { { "SixteenBitAdder.v" "b2v_inst" { Text "C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCell ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|BCell:b2v_inst " "Elaborating entity \"BCell\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|BCell:b2v_inst\"" {  } { { "FourBitAdder.v" "b2v_inst" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrylookaheadlogic ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|carrylookaheadlogic:b2v_inst6 " "Elaborating entity \"carrylookaheadlogic\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|carrylookaheadlogic:b2v_inst6\"" {  } { { "FourBitAdder.v" "b2v_inst6" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothAlgorithm ALU:alu\|BoothAlgorithm:mul " "Elaborating entity \"BoothAlgorithm\" for hierarchy \"ALU:alu\|BoothAlgorithm:mul\"" {  } { { "ALU.v" "mul" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521535 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothsAlgorithm.v(25) " "Verilog HDL Case Statement warning at BoothsAlgorithm.v(25): case item expression never matches the case expression" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677787521539 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothsAlgorithm.v(26) " "Verilog HDL Case Statement warning at BoothsAlgorithm.v(26): case item expression never matches the case expression" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677787521539 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothsAlgorithm.v(28) " "Verilog HDL Case Statement warning at BoothsAlgorithm.v(28): case item expression never matches the case expression" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1677787521539 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 BoothsAlgorithm.v(35) " "Verilog HDL assignment warning at BoothsAlgorithm.v(35): truncated value with size 66 to match size of target (64)" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677787521539 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NonRestoringDivision ALU:alu\|NonRestoringDivision:div " "Elaborating entity \"NonRestoringDivision\" for hierarchy \"ALU:alu\|NonRestoringDivision:div\"" {  } { { "ALU.v" "div" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZMux ZMux:ZMUX " "Elaborating entity \"ZMux\" for hierarchy \"ZMux:ZMUX\"" {  } { { "DataPath.v" "ZMUX" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521546 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZSelect ZMux.v(10) " "Verilog HDL Always Construct warning at ZMux.v(10): variable \"ZSelect\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521547 "|DataPath|ZMux:ZMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZMuxIn ZMux.v(11) " "Verilog HDL Always Construct warning at ZMux.v(11): variable \"ZMuxIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521547 "|DataPath|ZMux:ZMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZMuxIn ZMux.v(14) " "Verilog HDL Always Construct warning at ZMux.v(14): variable \"ZMuxIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521547 "|DataPath|ZMux:ZMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE SE:SelectAndEncode " "Elaborating entity \"SE\" for hierarchy \"SE:SelectAndEncode\"" {  } { { "DataPath.v" "SelectAndEncode" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521548 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q se.v(8) " "Verilog HDL or VHDL warning at se.v(8): object \"q\" assigned a value but never read" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 se.v(10) " "Verilog HDL assignment warning at se.v(10): truncated value with size 5 to match size of target (4)" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a se.v(11) " "Verilog HDL Always Construct warning at se.v(11): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b se.v(12) " "Verilog HDL Always Construct warning at se.v(12): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c se.v(13) " "Verilog HDL Always Construct warning at se.v(13): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decode se.v(14) " "Verilog HDL Always Construct warning at se.v(14): variable \"decode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decode se.v(9) " "Verilog HDL Always Construct warning at se.v(9): inferring latch(es) for variable \"decode\", which holds its previous value in one or more paths through the always construct" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[0\] se.v(9) " "Inferred latch for \"decode\[0\]\" at se.v(9)" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[1\] se.v(9) " "Inferred latch for \"decode\[1\]\" at se.v(9)" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[2\] se.v(9) " "Inferred latch for \"decode\[2\]\" at se.v(9)" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decode\[3\] se.v(9) " "Inferred latch for \"decode\[3\]\" at se.v(9)" {  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521549 "|DataPath|SE:SelectAndEncode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787521550 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(24) " "Verilog HDL Always Construct warning at Bus.v(24): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S0 Bus.v(11) " "Output port \"S0\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S1 Bus.v(11) " "Output port \"S1\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S2 Bus.v(11) " "Output port \"S2\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S3 Bus.v(11) " "Output port \"S3\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S4 Bus.v(11) " "Output port \"S4\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(96) " "Inferred latch for \"q\[0\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(96) " "Inferred latch for \"q\[1\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(96) " "Inferred latch for \"q\[2\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(96) " "Inferred latch for \"q\[3\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(96) " "Inferred latch for \"q\[4\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(96) " "Inferred latch for \"q\[5\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(96) " "Inferred latch for \"q\[6\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(96) " "Inferred latch for \"q\[7\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(96) " "Inferred latch for \"q\[8\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(96) " "Inferred latch for \"q\[9\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(96) " "Inferred latch for \"q\[10\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(96) " "Inferred latch for \"q\[11\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(96) " "Inferred latch for \"q\[12\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(96) " "Inferred latch for \"q\[13\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(96) " "Inferred latch for \"q\[14\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(96) " "Inferred latch for \"q\[15\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(96) " "Inferred latch for \"q\[16\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(96) " "Inferred latch for \"q\[17\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521552 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(96) " "Inferred latch for \"q\[18\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(96) " "Inferred latch for \"q\[19\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(96) " "Inferred latch for \"q\[20\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(96) " "Inferred latch for \"q\[21\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(96) " "Inferred latch for \"q\[22\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(96) " "Inferred latch for \"q\[23\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(96) " "Inferred latch for \"q\[24\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(96) " "Inferred latch for \"q\[25\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(96) " "Inferred latch for \"q\[26\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(96) " "Inferred latch for \"q\[27\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(96) " "Inferred latch for \"q\[28\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(96) " "Inferred latch for \"q\[29\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(96) " "Inferred latch for \"q\[30\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(96) " "Inferred latch for \"q\[31\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677787521553 "|DataPath|Bus:bus"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "RAM:RAM\|memory_rtl_0 " "Inferred dual-clock RAM node \"RAM:RAM\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1677787522328 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:RAM\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:RAM\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/elec374-lab.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/elec374-lab.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1677787524548 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1677787524548 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677787524548 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add3\"" {  } { { "NonRestoringDivision.v" "Add3" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add5\"" {  } { { "NonRestoringDivision.v" "Add5" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add7\"" {  } { { "NonRestoringDivision.v" "Add7" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add9\"" {  } { { "NonRestoringDivision.v" "Add9" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add11\"" {  } { { "NonRestoringDivision.v" "Add11" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add13\"" {  } { { "NonRestoringDivision.v" "Add13" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add15\"" {  } { { "NonRestoringDivision.v" "Add15" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add17\"" {  } { { "NonRestoringDivision.v" "Add17" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add19\"" {  } { { "NonRestoringDivision.v" "Add19" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add21\"" {  } { { "NonRestoringDivision.v" "Add21" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add23\"" {  } { { "NonRestoringDivision.v" "Add23" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add25\"" {  } { { "NonRestoringDivision.v" "Add25" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add27\"" {  } { { "NonRestoringDivision.v" "Add27" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add29\"" {  } { { "NonRestoringDivision.v" "Add29" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add31\"" {  } { { "NonRestoringDivision.v" "Add31" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add33\"" {  } { { "NonRestoringDivision.v" "Add33" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add35\"" {  } { { "NonRestoringDivision.v" "Add35" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add37\"" {  } { { "NonRestoringDivision.v" "Add37" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add39\"" {  } { { "NonRestoringDivision.v" "Add39" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add41\"" {  } { { "NonRestoringDivision.v" "Add41" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add43\"" {  } { { "NonRestoringDivision.v" "Add43" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add45\"" {  } { { "NonRestoringDivision.v" "Add45" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add47\"" {  } { { "NonRestoringDivision.v" "Add47" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add49\"" {  } { { "NonRestoringDivision.v" "Add49" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add51\"" {  } { { "NonRestoringDivision.v" "Add51" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add53\"" {  } { { "NonRestoringDivision.v" "Add53" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add55\"" {  } { { "NonRestoringDivision.v" "Add55" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add57\"" {  } { { "NonRestoringDivision.v" "Add57" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add59\"" {  } { { "NonRestoringDivision.v" "Add59" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add61 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add61\"" {  } { { "NonRestoringDivision.v" "Add61" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add63 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add63\"" {  } { { "NonRestoringDivision.v" "Add63" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524552 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677787524552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"RAM:RAM\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/elec374-lab.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/elec374-lab.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524588 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677787524588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24h1 " "Found entity 1: altsyncram_24h1" {  } { { "db/altsyncram_24h1.tdf" "" { Text "C:/altera/13.0sp1/elec374-Lab/db/altsyncram_24h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787524633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787524633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3\"" {  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787524653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3 " "Instantiated megafunction \"ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677787524653 ""}  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677787524653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/altera/13.0sp1/elec374-Lab/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677787524693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677787524693 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1677787525280 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[0\] " "Latch Bus:bus\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525360 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SE:SelectAndEncode\|decode\[1\] " "Latch SE:SelectAndEncode\|decode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Gra " "Ports D and ENA on the latch are fed by the same signal Gra" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525360 ""}  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[1\] " "Latch Bus:bus\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525360 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[2\] " "Latch Bus:bus\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525360 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[3\] " "Latch Bus:bus\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525360 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[4\] " "Latch Bus:bus\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525360 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[5\] " "Latch Bus:bus\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[6\] " "Latch Bus:bus\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[7\] " "Latch Bus:bus\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[8\] " "Latch Bus:bus\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[9\] " "Latch Bus:bus\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[10\] " "Latch Bus:bus\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[11\] " "Latch Bus:bus\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[12\] " "Latch Bus:bus\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[13\] " "Latch Bus:bus\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[14\] " "Latch Bus:bus\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[15\] " "Latch Bus:bus\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[16\] " "Latch Bus:bus\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[17\] " "Latch Bus:bus\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[18\] " "Latch Bus:bus\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[19\] " "Latch Bus:bus\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[20\] " "Latch Bus:bus\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[21\] " "Latch Bus:bus\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[22\] " "Latch Bus:bus\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525361 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[23\] " "Latch Bus:bus\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[24\] " "Latch Bus:bus\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[25\] " "Latch Bus:bus\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[26\] " "Latch Bus:bus\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[27\] " "Latch Bus:bus\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[28\] " "Latch Bus:bus\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[29\] " "Latch Bus:bus\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[30\] " "Latch Bus:bus\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[31\] " "Latch Bus:bus\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[0\] " "Latch ALU:alu\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[32\] " "Latch ALU:alu\|C\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SE:SelectAndEncode\|decode\[3\] " "Latch SE:SelectAndEncode\|decode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Gra " "Ports D and ENA on the latch are fed by the same signal Gra" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SE:SelectAndEncode\|decode\[2\] " "Latch SE:SelectAndEncode\|decode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Gra " "Ports D and ENA on the latch are fed by the same signal Gra" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SE:SelectAndEncode\|decode\[0\] " "Latch SE:SelectAndEncode\|decode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Gra " "Ports D and ENA on the latch are fed by the same signal Gra" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "se.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/se.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[1\] " "Latch ALU:alu\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[33\] " "Latch ALU:alu\|C\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[2\] " "Latch ALU:alu\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525362 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[34\] " "Latch ALU:alu\|C\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[3\] " "Latch ALU:alu\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[35\] " "Latch ALU:alu\|C\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[4\] " "Latch ALU:alu\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[36\] " "Latch ALU:alu\|C\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[5\] " "Latch ALU:alu\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[37\] " "Latch ALU:alu\|C\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525363 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[6\] " "Latch ALU:alu\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[38\] " "Latch ALU:alu\|C\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[7\] " "Latch ALU:alu\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[39\] " "Latch ALU:alu\|C\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[8\] " "Latch ALU:alu\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[40\] " "Latch ALU:alu\|C\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[9\] " "Latch ALU:alu\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[41\] " "Latch ALU:alu\|C\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[10\] " "Latch ALU:alu\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[42\] " "Latch ALU:alu\|C\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[11\] " "Latch ALU:alu\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[43\] " "Latch ALU:alu\|C\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[12\] " "Latch ALU:alu\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[44\] " "Latch ALU:alu\|C\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[13\] " "Latch ALU:alu\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[45\] " "Latch ALU:alu\|C\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[14\] " "Latch ALU:alu\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[46\] " "Latch ALU:alu\|C\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[15\] " "Latch ALU:alu\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[47\] " "Latch ALU:alu\|C\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[16\] " "Latch ALU:alu\|C\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[48\] " "Latch ALU:alu\|C\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[17\] " "Latch ALU:alu\|C\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[49\] " "Latch ALU:alu\|C\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[18\] " "Latch ALU:alu\|C\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525365 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525365 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[50\] " "Latch ALU:alu\|C\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[19\] " "Latch ALU:alu\|C\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[51\] " "Latch ALU:alu\|C\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[20\] " "Latch ALU:alu\|C\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[52\] " "Latch ALU:alu\|C\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[21\] " "Latch ALU:alu\|C\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[53\] " "Latch ALU:alu\|C\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[22\] " "Latch ALU:alu\|C\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[54\] " "Latch ALU:alu\|C\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[23\] " "Latch ALU:alu\|C\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[55\] " "Latch ALU:alu\|C\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[24\] " "Latch ALU:alu\|C\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[56\] " "Latch ALU:alu\|C\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[25\] " "Latch ALU:alu\|C\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525366 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525366 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[57\] " "Latch ALU:alu\|C\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[26\] " "Latch ALU:alu\|C\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[58\] " "Latch ALU:alu\|C\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[27\] " "Latch ALU:alu\|C\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[59\] " "Latch ALU:alu\|C\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[28\] " "Latch ALU:alu\|C\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[60\] " "Latch ALU:alu\|C\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[29\] " "Latch ALU:alu\|C\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[61\] " "Latch ALU:alu\|C\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[30\] " "Latch ALU:alu\|C\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[62\] " "Latch ALU:alu\|C\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[31\] " "Latch ALU:alu\|C\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[63\] " "Latch ALU:alu\|C\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[1\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[1\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1677787525367 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1677787525367 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677787526996 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "527 " "527 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677787530897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677787531031 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677787531283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787531283 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUin " "No output dependent on input pin \"ALUin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787531522 "|DataPath|ALUin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZMuxEnbale " "No output dependent on input pin \"ZMuxEnbale\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677787531522 "|DataPath|ZMuxEnbale"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1677787531522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6593 " "Implemented 6593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677787531522 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677787531522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6468 " "Implemented 6468 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677787531522 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1677787531522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677787531522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 254 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 254 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677787531551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 15:05:31 2023 " "Processing ended: Thu Mar 02 15:05:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677787531551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677787531551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677787531551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677787531551 ""}
