/// Verilog Memory Probe File (.prb) generated by ./ex3_asm_durian

/// bit[31:28] : memory type (0000 : data, 1111 : end-of-memory
/// bit[27:16] : address
/// bit[15:0]  : data

0013001e	///	A: 0013 [001e]: (   30:   30)  
0014001e	///	B: 0014 [001e]: (   30:   30)  
0015001e	///	C: 0015 [001e]: (   30:   30)  
f0000000	///	end-of-memory
