Design Name: top_left_tile
Run Directory: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/top_left_tile/runs/23_04_26_17_45
----------------------------------------

Magic DRC Summary:
Source: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/top_left_tile/runs/23_04_26_17_45/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/top_left_tile/runs/23_04_26_17_45/logs/signoff/34-top_left_tile.lef.lvs.log
Number of nets: 1133                       |Number of nets: 1133                       
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/top_left_tile/runs/23_04_26_17_45/logs/signoff/36-antenna.log
Pin violations: 0
Net violations: 0
