
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140808                       # Simulator instruction rate (inst/s)
host_op_rate                                   177061                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 190747                       # Simulator tick rate (ticks/s)
host_mem_usage                               67372492                       # Number of bytes of host memory used
host_seconds                                 57683.47                       # Real time elapsed on the host
sim_insts                                  8122290774                       # Number of instructions simulated
sim_ops                                   10213473020                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       352896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       316800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       110976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       317312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        88320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        88448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1601664                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       568576                       # Number of bytes written to this memory
system.physmem.bytes_written::total            568576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2757                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          867                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          690                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          691                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12513                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4442                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4442                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32072811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       418796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     28792240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     10086009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     28838773                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       383897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      8026928                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       383897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8038561                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145566588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       418796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       383897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       383897                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3350370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51674801                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51674801                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51674801                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32072811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       418796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     28792240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     10086009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     28838773                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       383897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      8026928                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       383897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8038561                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              197241389                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122795                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301333     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287899                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378989                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822573                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22195                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893755                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181263     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234232      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852532      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893755                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050741                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331637                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508546     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520908                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666137                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2145889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1755799                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210911                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       880594                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          842401                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          221589                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20651416                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11998287                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2145889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1063990                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2504267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         576413                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        565180                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1264662                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       210922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24083632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.953565                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21579365     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          117021      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          186252      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          250990      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          257619      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218696      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          121095      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          180633      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1171961      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24083632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081327                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454722                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20440818                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       777887                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2499475                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2944                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        362506                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       352965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14719367                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        362506                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20497161                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144583                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       504424                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2446735                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       128221                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14712893                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18689                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        55208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20534655                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     68441990                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     68441990                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17784782                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2749873                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3628                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           384804                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1377648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       745710                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8814                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       179953                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14692853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13949560                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2149                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1628592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3906464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24083632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579213                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18178248     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2429599     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1232699      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       926548      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       726600      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       293725      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       186766      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        96278      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        13169      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24083632                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2490     10.61%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8542     36.40%     47.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12433     52.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11731388     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208260      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1749      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1264869      9.07%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       743294      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13949560                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528673                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              23465                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     52008366                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16325143                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13737870                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13973025                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28941                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       221984                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10530                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        362506                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         113587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12643                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14696519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1377648                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       745710                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121926                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240923                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13755221                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1190421                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       194339                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1933657                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1955425                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            743236                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521307                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13738002                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13737870                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7887684                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21247977                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520650                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371220                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10367996                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12758127                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1938392                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213340                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23721126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537838                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.385728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18484154     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2596982     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       979880      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       467055      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       395809      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       226129      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       196719      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89159      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       285239      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23721126                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10367996                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12758127                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1890844                       # Number of memory references committed
system.switch_cpus1.commit.loads              1155664                       # Number of loads committed
system.switch_cpus1.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1839927                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11494844                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       262773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       285239                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38132328                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29755564                       # The number of ROB writes
system.switch_cpus1.timesIdled                 314699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2302375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10367996                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12758127                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10367996                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.544948                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.544948                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392935                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392935                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61909835                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19137806                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13647593                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1965816                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1773178                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       106443                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       879084                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          702124                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          108411                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4627                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20872391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12369760                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1965816                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       810535                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2445533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         333528                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1265859                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1200737                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       106854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24808221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.585103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.904361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        22362688     90.14%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           87295      0.35%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          178281      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           74581      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          405269      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          361635      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           71104      0.29%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          147058      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1120310      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24808221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074502                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.468800                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20737022                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1402771                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2436487                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7744                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        224192                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       172916                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          246                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14506212                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1494                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        224192                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20760429                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1211501                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       116514                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2422446                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        73132                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14497596                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          669                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         30962                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        25975                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2063                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17035748                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     68281895                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     68281895                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15067198                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1968550                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1695                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          862                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           181125                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3417533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1727556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15873                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        85034                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14467363                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1701                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13903808                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7905                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1133832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2705158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24808221                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.560452                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.355572                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19846911     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1496879      6.03%     86.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1223063      4.93%     90.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       527838      2.13%     93.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       665229      2.68%     95.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       638006      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       363642      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        28733      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        17920      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24808221                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35183     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        271166     86.30%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         7879      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8729498     62.78%     62.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       121292      0.87%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          832      0.01%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3329386     23.95%     87.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1722800     12.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13903808                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526939                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             314228                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022600                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52937970                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15603265                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13782871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14218036                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25339                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       137689                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          371                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        12597                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1229                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        224192                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1168080                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        19776                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14469084                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3417533                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1727556                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          863                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         13074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          371                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        61733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        62595                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       124328                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13804735                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3317978                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        99073                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5040524                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1807579                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1722546                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.523184                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13783325                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13782871                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7447935                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14693003                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.522355                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506904                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11180944                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13139409                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1330954                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       108575                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     24584029                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534469                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356476                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19811912     80.59%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1746360      7.10%     87.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       818335      3.33%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       806265      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       220552      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       932672      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        70083      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        51282      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       126568      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     24584029                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11180944                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13139409                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               4994803                       # Number of memory references committed
system.switch_cpus2.commit.loads              3279844                       # Number of loads committed
system.switch_cpus2.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1734860                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11684439                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       127295                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       126568                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38927785                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29164951                       # The number of ROB writes
system.switch_cpus2.timesIdled                 456414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1577786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11180944                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13139409                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11180944                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.359909                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.359909                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.423745                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.423745                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68237301                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16018408                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17261761                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2035475                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1664785                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       201190                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       838717                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          800165                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          208674                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8961                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19745812                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11552327                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2035475                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1008839                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2419098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         585157                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        581835                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1216339                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       202302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23126397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20707299     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          131454      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          206834      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          328950      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          136119      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          152047      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162740      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          106339      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1194615      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23126397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.077142                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.437820                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19562408                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       767119                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2411303                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         6189                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        379377                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       333463                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14102688                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1639                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        379377                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19593607                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         196155                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       481284                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2386717                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        89244                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14092988                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         3098                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         24074                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        33021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         6027                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19564852                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     65553354                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     65553354                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16664353                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2900481                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3547                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1934                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           265029                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1342932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       721945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21692                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       164614                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14071307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3559                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13304632                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17243                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1801367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4042895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          308                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23126397                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.575301                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.267963                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17515785     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2252428      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1231061      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       840784      3.64%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       784310      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       224141      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       176946      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59427      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        41515      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23126397                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3188     12.88%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9462     38.22%     51.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12108     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11145618     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       210618      1.58%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1612      0.01%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1229518      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       717266      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13304632                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.504231                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              24758                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001861                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49777661                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15876386                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13086790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13329390                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        39249                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       242989                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        22508                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          864                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        379377                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         129894                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12265                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14074888                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1342932                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       721945                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1935                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       116714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       115455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       232169                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13112182                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1156041                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       192449                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1872931                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1844959                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            716890                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.496937                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13087013                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13086790                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7653188                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19990035                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.495975                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382850                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9788853                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11998648                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2076275                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       205120                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22747020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527482                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.380098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17874215     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2360260     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       919576      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       495272      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       369146      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       207024      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       128248      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114004      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       279275      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22747020                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9788853                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11998648                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1799377                       # Number of memory references committed
system.switch_cpus3.commit.loads              1099940                       # Number of loads committed
system.switch_cpus3.commit.membars               1622                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1722257                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10811796                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       243785                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       279275                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36542603                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28529273                       # The number of ROB writes
system.switch_cpus3.timesIdled                 321120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3259610                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9788853                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11998648                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9788853                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.695516                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.695516                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.370987                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.370987                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59124678                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18142911                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13154096                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2146477                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1756296                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       210970                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       880813                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          842629                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          221648                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9641                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20656918                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12001379                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2146477                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1064277                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2504922                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         576578                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        561626                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1264997                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       210982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24086341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21581419     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          117050      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          186299      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          251054      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          257703      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          218765      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          121124      0.50%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          180672      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1172255      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24086341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081349                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454839                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20446292                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       774350                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2500138                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2947                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        362612                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       353056                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14723202                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1546                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        362612                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20502646                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         145329                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       500115                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2447393                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       128244                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14716889                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18665                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        55223                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20540312                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68460601                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68460601                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17789729                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2750564                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3628                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1877                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           384892                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1378013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       745885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8816                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       180068                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14696917                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13953400                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2154                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1629009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3907559                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24086341                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579308                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270536                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18179333     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2430254     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1233066      5.12%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       926786      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       726796      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       293811      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       186820      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        96303      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        13172      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24086341                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2487     10.60%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     10.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8540     36.40%     47.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12433     53.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11734670     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       208318      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1749      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1265190      9.07%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       743473      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13953400                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528818                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              23460                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     52018754                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16329623                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13741662                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13976860                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28947                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       222040                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10525                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        362612                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         114323                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12651                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14700583                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1378013                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       745885                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1879                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       121954                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       119037                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       240991                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13759012                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1190730                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       194387                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1934143                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1955984                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            743413                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521451                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13741793                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13741662                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7889847                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21253978                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520794                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371217                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10370834                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12761622                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1938950                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       213399                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23723729                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537926                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.385820                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18485291     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2597718     10.95%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       980159      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       467182      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       395927      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       226192      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       196761      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        89186      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       285313      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23723729                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10370834                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12761622                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1891333                       # Number of memory references committed
system.switch_cpus4.commit.loads              1155973                       # Number of loads committed
system.switch_cpus4.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1840446                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11497963                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       262838                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       285313                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38138910                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29763785                       # The number of ROB writes
system.switch_cpus4.timesIdled                 314777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2299666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10370834                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12761622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10370834                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.544251                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.544251                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393043                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393043                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        61926821                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19143170                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13651078                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2038721                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1667641                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       201293                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       840209                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          801228                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          209114                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9017                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19775462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11572578                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2038721                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1010342                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2423325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         585924                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        579815                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1217988                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       202420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23158929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.960027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20735604     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          131808      0.57%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          207216      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          329493      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          135872      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          152354      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          163244      0.70%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106437      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1196901      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23158929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077265                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.438588                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19591540                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       765577                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2415474                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6282                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        380055                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       333801                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14128345                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        380055                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19622755                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         208253                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       468724                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2390918                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        88211                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14118339                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         2181                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24434                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        32831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         4859                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19600750                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65673028                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65673028                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16692577                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2908166                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3571                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           265379                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1345894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       722966                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21755                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164234                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14096823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13325588                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17283                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1807479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4066082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23158929                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575397                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268183                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17540669     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2255319      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1231651      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       842283      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       785850      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       224973      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       176915      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59789      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        41480      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23158929                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3178     12.83%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.83% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9479     38.26%     51.08% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12121     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11163209     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       210842      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1615      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1231620      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       718302      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13325588                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.505025                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              24778                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001859                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49852166                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15908037                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13107468                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13350366                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        39279                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       244073                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22330                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          861                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        380055                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         143783                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12197                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14100426                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6081                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1345894                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       722966                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1953                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9027                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          161                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       116575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115476                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       232051                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13132882                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1157709                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       192706                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1875645                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1847230                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            717936                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.497721                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13107694                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13107468                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7665604                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20026034                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.496758                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382782                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9805540                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12019015                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2081451                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205213                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22778874                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.527639                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.380341                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17898325     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2363962     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       920495      4.04%     92.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       496280      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       370109      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       207337      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       128290      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       114246      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       279830      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22778874                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9805540                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12019015                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1802455                       # Number of memory references committed
system.switch_cpus5.commit.loads              1101819                       # Number of loads committed
system.switch_cpus5.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1725147                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10830176                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244193                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       279830                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36599445                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28581032                       # The number of ROB writes
system.switch_cpus5.timesIdled                 321223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                3227078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9805540                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12019015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9805540                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.690928                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.690928                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.371619                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.371619                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59219339                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18172318                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13176669                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3254                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                26386003                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2361094                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1965465                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       216359                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       902599                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          863081                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          253914                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        10032                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20540300                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12948480                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2361094                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1116995                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2699408                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         603580                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1045327                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1277236                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       206884                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24670279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21970871     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          165447      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          208360      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          332189      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          139483      0.57%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          179185      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          208091      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           95778      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1370875      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24670279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089483                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.490733                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20419384                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1177978                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2686628                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1322                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        384965                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       359536                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15831517                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        384965                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20440384                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          66128                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1054047                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2666921                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        57827                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15734728                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8298                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        40175                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21971680                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     73168314                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     73168314                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     18358648                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3613032                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3806                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1986                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           203195                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1477219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       770160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8674                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       172812                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          15362817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14727638                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        15328                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1886221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3854442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24670279                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.596979                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319171                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18431490     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2844148     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1163774      4.72%     90.96% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       652304      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       883088      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       272318      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       268356      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       143456      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        11345      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24670279                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         101722     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13926     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        13163     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12406218     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       201133      1.37%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1820      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1350932      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       767535      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14727638                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.558161                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             128811                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008746                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     54269694                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17252949                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14341966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14856449                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10913                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       283919                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11810                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        384965                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          50559                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6520                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15366644                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1477219                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       770160                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1986                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5706                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       127402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       121799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       249201                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14469970                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1328114                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       257668                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2095522                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2046204                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            767408                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548396                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14342081                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14341966                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8591652                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         23082023                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.543544                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372223                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10680776                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13161233                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2205470                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3673                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       217996                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24285314                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.541942                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.361813                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18714557     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2823135     11.62%     88.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1025809      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       509598      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       467523      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       196222      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       194475      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        92326      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       261669      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24285314                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10680776                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13161233                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1951650                       # Number of memory references committed
system.switch_cpus6.commit.loads              1193300                       # Number of loads committed
system.switch_cpus6.commit.membars               1832                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1907696                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11849388                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       271781                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       261669                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            39390270                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           31118389                       # The number of ROB writes
system.switch_cpus6.timesIdled                 314093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1715724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10680776                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13161233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10680776                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.470420                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.470420                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.404789                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.404789                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        65104276                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       20038738                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14637147                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3670                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2361709                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1965989                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       216417                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       902837                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          863311                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          253980                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10037                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20545817                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12952069                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2361709                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1117291                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2700147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         603748                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1035994                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.MiscStallCycles         1446                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines          1277584                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       206938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24668799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.017132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21968652     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          165495      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          208416      0.84%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          332280      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          139528      0.57%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          179227      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          208141      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           95801      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1371259      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24668799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089506                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.490869                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20426328                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1168708                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2687364                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1323                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        385074                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       359621                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15835855                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1635                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        385074                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20447332                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          66191                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1044696                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2667651                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        57848                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15739052                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8303                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        40183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21977783                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     73188481                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     73188481                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18363708                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3614075                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1987                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           203252                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1477645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       770378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8681                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       172844                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15367057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3824                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14731674                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15320                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1886766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3855789                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24668799                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597178                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319346                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18428276     74.70%     74.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2844989     11.53%     86.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1164053      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       652477      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       883337      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       272400      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       268415      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       143506      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11346      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24668799                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         101756     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13933     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13170     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12409614     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       201171      1.37%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1351316      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       767752      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14731674                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.558314                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             128859                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008747                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     54276326                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17257737                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14345891                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14860533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10914                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       284024                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11811                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        385074                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          50613                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6531                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15370887                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11386                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1477645                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       770378                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1987                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           93                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       127432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       121837                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       249269                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14473947                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1328488                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       257727                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2096113                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2046734                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            767625                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.548546                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14346007                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14345891                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8594069                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23088453                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.543693                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372224                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10683760                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13164824                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2206122                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       218055                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24283725                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542125                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362002                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18711423     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2823934     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1026085      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       509728      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       467668      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196271      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       194535      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        92349      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       261732      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24283725                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10683760                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13164824                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1952188                       # Number of memory references committed
system.switch_cpus7.commit.loads              1193621                       # Number of loads committed
system.switch_cpus7.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1908184                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11852625                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       271841                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       261732                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            39392861                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           31126984                       # The number of ROB writes
system.switch_cpus7.timesIdled                 314200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1717208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10683760                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13164824                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10683760                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.469730                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.469730                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.404902                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.404902                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        65122239                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20044316                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14641209                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3674                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683193                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300809                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28675890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712442439                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741118329                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1157799                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1157799                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28675890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713600238                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742276128                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28675890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713600238                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742276128                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 509980.271296                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517540.732542                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 578899.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 578899.500000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510078.797713                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517626.309623                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510078.797713                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517626.309623                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26161747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612110477                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638272224                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1014199                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1014199                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26161747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613124676                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639286423                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26161747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613124676                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639286423                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747478.485714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438160.685039                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445720.826816                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 507099.500000                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 507099.500000                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747478.485714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438259.239457                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445806.431660                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747478.485714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438259.239457                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445806.431660                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           907                       # number of replacements
system.l21.tagsinuse                      4095.295908                       # Cycle average of tags in use
system.l21.total_refs                          265957                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.159504                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           79.207198                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    32.912063                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   413.800207                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3569.376441                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019338                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.008035                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.101025                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.871430                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3323                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l21.Writeback_hits::total                 1022                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3341                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3343                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3341                       # number of overall hits
system.l21.overall_hits::total                   3343                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          867                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          867                       # number of demand (read+write) misses
system.l21.demand_misses::total                   906                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          867                       # number of overall misses
system.l21.overall_misses::total                  906                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     36614148                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    405416867                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      442031015                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     36614148                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    405416867                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       442031015                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     36614148                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    405416867                       # number of overall miss cycles
system.l21.overall_miss_latency::total      442031015                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4190                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4208                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4208                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206921                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.214134                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.206036                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213227                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.206036                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213227                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 938824.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 467608.843137                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 487892.952539                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 938824.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 467608.843137                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 487892.952539                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 938824.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 467608.843137                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 487892.952539                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 481                       # number of writebacks
system.l21.writebacks::total                      481                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          867                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          867                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          867                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33800242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    342814448                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    376614690                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33800242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    342814448                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    376614690                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33800242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    342814448                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    376614690                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.206036                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.206036                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 866672.871795                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 395403.054210                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 415689.503311                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 866672.871795                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 395403.054210                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 415689.503311                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 866672.871795                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 395403.054210                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 415689.503311                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2796                       # number of replacements
system.l22.tagsinuse                      4095.881816                       # Cycle average of tags in use
system.l22.total_refs                          325969                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6892                       # Sample count of references to valid blocks.
system.l22.avg_refs                         47.296721                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           11.814046                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    27.550841                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1315.707544                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          2740.809385                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002884                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006726                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.321218                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.669143                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5270                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5271                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2258                       # number of Writeback hits
system.l22.Writeback_hits::total                 2258                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5279                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5280                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5279                       # number of overall hits
system.l22.overall_hits::total                   5280                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2757                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2796                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2757                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2796                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2757                       # number of overall misses
system.l22.overall_misses::total                 2796                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31622806                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1397797978                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1429420784                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31622806                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1397797978                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1429420784                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31622806                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1397797978                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1429420784                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         8027                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               8067                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2258                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2258                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         8036                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                8076                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         8036                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               8076                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.343466                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.346597                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.343081                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.346211                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.343081                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.346211                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 810841.179487                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 506999.629307                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 511237.762518                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 810841.179487                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 506999.629307                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 511237.762518                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 810841.179487                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 506999.629307                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 511237.762518                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 630                       # number of writebacks
system.l22.writebacks::total                      630                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2757                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2796                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2757                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2796                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2757                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2796                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     28822606                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1199845378                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1228667984                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     28822606                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1199845378                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1228667984                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     28822606                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1199845378                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1228667984                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.343466                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.346597                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.343081                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.346211                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.343081                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.346211                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 739041.179487                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 435199.629307                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 439437.762518                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 739041.179487                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 435199.629307                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 439437.762518                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 739041.179487                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 435199.629307                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 439437.762518                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2511                       # number of replacements
system.l23.tagsinuse                      4095.491967                       # Cycle average of tags in use
system.l23.total_refs                          324761                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6605                       # Sample count of references to valid blocks.
system.l23.avg_refs                         49.168963                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           37.043070                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    24.815921                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   949.809504                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3083.823472                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.009044                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006059                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.231887                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.752887                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4694                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4695                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1485                       # number of Writeback hits
system.l23.Writeback_hits::total                 1485                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4709                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4710                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4709                       # number of overall hits
system.l23.overall_hits::total                   4710                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2474                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2510                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2475                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2511                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2475                       # number of overall misses
system.l23.overall_misses::total                 2511                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     27307105                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1308594754                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1335901859                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       772168                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       772168                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     27307105                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1309366922                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1336674027                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     27307105                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1309366922                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1336674027                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         7168                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               7205                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1485                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1485                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           16                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         7184                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                7221                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         7184                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               7221                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.345145                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.348369                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.062500                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.062500                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.344516                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.347736                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.344516                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.347736                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 758530.694444                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 528938.865804                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 532231.816335                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       772168                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       772168                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 758530.694444                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 529037.140202                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 532327.370370                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 758530.694444                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 529037.140202                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 532327.370370                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 545                       # number of writebacks
system.l23.writebacks::total                      545                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2474                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2510                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2475                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2511                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2475                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2511                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     24722055                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1130862253                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1155584308                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       700368                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       700368                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     24722055                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1131562621                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1156284676                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     24722055                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1131562621                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1156284676                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.345145                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.348369                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.344516                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.347736                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.344516                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.347736                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 686723.750000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 457098.727971                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 460392.154582                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       700368                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       700368                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 686723.750000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 457197.018586                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 460487.724413                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 686723.750000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 457197.018586                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 460487.724413                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           907                       # number of replacements
system.l24.tagsinuse                      4095.295601                       # Cycle average of tags in use
system.l24.total_refs                          265957                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5003                       # Sample count of references to valid blocks.
system.l24.avg_refs                         53.159504                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           79.206821                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.911301                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   413.892362                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3569.285117                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019338                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008035                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.101048                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871407                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3323                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3325                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1022                       # number of Writeback hits
system.l24.Writeback_hits::total                 1022                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3341                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3343                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3341                       # number of overall hits
system.l24.overall_hits::total                   3343                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          867                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  906                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          867                       # number of demand (read+write) misses
system.l24.demand_misses::total                   906                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          867                       # number of overall misses
system.l24.overall_misses::total                  906                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     39295903                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    398723625                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      438019528                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     39295903                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    398723625                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       438019528                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     39295903                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    398723625                       # number of overall miss cycles
system.l24.overall_miss_latency::total      438019528                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4190                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4231                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1022                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1022                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4208                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4249                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4208                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4249                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206921                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.214134                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.206036                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.213227                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.206036                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.213227                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 459888.840830                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 483465.262693                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 459888.840830                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 483465.262693                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1007587.256410                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 459888.840830                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 483465.262693                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 481                       # number of writebacks
system.l24.writebacks::total                      481                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          867                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             906                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          867                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              906                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          867                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             906                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    336446332                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    372942035                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    336446332                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    372942035                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     36495703                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    336446332                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    372942035                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206921                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.214134                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.206036                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.213227                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.206036                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.213227                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 388058.053057                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 411635.800221                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 388058.053057                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 411635.800221                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 935787.256410                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 388058.053057                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 411635.800221                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          2513                       # number of replacements
system.l25.tagsinuse                      4095.521117                       # Cycle average of tags in use
system.l25.total_refs                          324770                       # Total number of references to valid blocks.
system.l25.sampled_refs                          6607                       # Sample count of references to valid blocks.
system.l25.avg_refs                         49.155441                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           36.876090                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.615208                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   956.543346                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3078.486473                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009003                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005765                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.233531                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.751584                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999883                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4699                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4700                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1488                       # number of Writeback hits
system.l25.Writeback_hits::total                 1488                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4713                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4714                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4713                       # number of overall hits
system.l25.overall_hits::total                   4714                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         2479                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 2513                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         2479                       # number of demand (read+write) misses
system.l25.demand_misses::total                  2513                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         2479                       # number of overall misses
system.l25.overall_misses::total                 2513                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     26128337                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1268926109                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1295054446                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     26128337                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1268926109                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1295054446                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     26128337                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1268926109                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1295054446                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         7178                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               7213                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1488                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1488                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               14                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         7192                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                7227                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         7192                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               7227                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.345361                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.348399                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.344689                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.347724                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.344689                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.347724                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511870.152884                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total       515342                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511870.152884                       # average overall miss latency
system.l25.demand_avg_miss_latency::total       515342                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 768480.500000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511870.152884                       # average overall miss latency
system.l25.overall_avg_miss_latency::total       515342                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 544                       # number of writebacks
system.l25.writebacks::total                      544                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         2479                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            2513                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         2479                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             2513                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         2479                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            2513                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1090901172                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1114588186                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1090901172                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1114588186                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23687014                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1090901172                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1114588186                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.345361                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.348399                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.344689                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.347724                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.344689                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.347724                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 440056.947156                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 443528.923995                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 440056.947156                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 443528.923995                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 696676.882353                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 440056.947156                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 443528.923995                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           723                       # number of replacements
system.l26.tagsinuse                      4095.424334                       # Cycle average of tags in use
system.l26.total_refs                          253686                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4819                       # Sample count of references to valid blocks.
system.l26.avg_refs                         52.642872                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          122.424334                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.714376                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   332.456286                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3610.829339                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029889                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007254                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.081166                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.881550                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         3163                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   3165                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1026                       # number of Writeback hits
system.l26.Writeback_hits::total                 1026                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           16                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         3179                       # number of demand (read+write) hits
system.l26.demand_hits::total                    3181                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         3179                       # number of overall hits
system.l26.overall_hits::total                   3181                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          690                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  723                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          690                       # number of demand (read+write) misses
system.l26.demand_misses::total                   723                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          690                       # number of overall misses
system.l26.overall_misses::total                  723                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     45489816                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    321441449                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      366931265                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     45489816                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    321441449                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       366931265                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     45489816                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    321441449                       # number of overall miss cycles
system.l26.overall_miss_latency::total      366931265                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         3853                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               3888                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1026                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1026                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           16                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         3869                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                3904                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         3869                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               3904                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.179081                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.185957                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.178341                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.185195                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.942857                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.178341                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.185195                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1378479.272727                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 465857.172464                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 507512.123098                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1378479.272727                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 465857.172464                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 507512.123098                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1378479.272727                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 465857.172464                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 507512.123098                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 428                       # number of writebacks
system.l26.writebacks::total                      428                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          690                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             723                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          690                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              723                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          690                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             723                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     43119977                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    271849608                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    314969585                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     43119977                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    271849608                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    314969585                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     43119977                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    271849608                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    314969585                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.179081                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.185957                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.178341                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.185195                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.942857                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.178341                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.185195                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1306665.969697                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 393984.939130                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 435642.579530                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1306665.969697                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 393984.939130                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 435642.579530                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1306665.969697                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 393984.939130                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 435642.579530                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           724                       # number of replacements
system.l27.tagsinuse                      4095.422701                       # Cycle average of tags in use
system.l27.total_refs                          253692                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4820                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.633195                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          122.422701                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    29.710929                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   332.473309                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3610.815761                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029888                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007254                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.081170                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.881547                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999859                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3167                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3169                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            1028                       # number of Writeback hits
system.l27.Writeback_hits::total                 1028                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           16                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3183                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3185                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3183                       # number of overall hits
system.l27.overall_hits::total                   3185                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           33                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          691                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  724                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           33                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          691                       # number of demand (read+write) misses
system.l27.demand_misses::total                   724                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           33                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          691                       # number of overall misses
system.l27.overall_misses::total                  724                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     49691695                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    315617989                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      365309684                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     49691695                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    315617989                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       365309684                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     49691695                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    315617989                       # number of overall miss cycles
system.l27.overall_miss_latency::total      365309684                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3858                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3893                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         1028                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             1028                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3874                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3909                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3874                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3909                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.179108                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.185975                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.178369                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.185214                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.942857                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.178369                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.185214                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1505808.939394                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 456755.410999                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 504571.386740                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1505808.939394                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 456755.410999                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 504571.386740                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1505808.939394                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 456755.410999                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 504571.386740                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 428                       # number of writebacks
system.l27.writebacks::total                      428                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           33                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          691                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             724                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           33                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          691                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              724                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           33                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          691                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             724                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     47321534                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    265974551                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    313296085                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     47321534                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    265974551                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    313296085                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     47321534                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    265974551                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    313296085                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.179108                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.185975                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.178369                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.185214                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.942857                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.178369                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.185214                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1433985.878788                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 384912.519537                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 432729.399171                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1433985.878788                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 384912.519537                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 432729.399171                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1433985.878788                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 384912.519537                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 432729.399171                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34974446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34974446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581891438                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581891438                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244881371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244881371                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826772809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826772809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826772809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826772809                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236277.405012                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236277.405012                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404762.596694                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404762.596694                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241374.846677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241374.846677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241374.846677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241374.846677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002807543                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002807543                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2150815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2150815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004958358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004958358                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004958358                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004958358                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177739.727579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177739.727579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126518.529412                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126518.529412                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177585.855805                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177585.855805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177585.855805                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177585.855805                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               509.855180                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999960443                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1937907.835271                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.855180                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055858                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.817076                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1264608                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1264608                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1264608                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1264608                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1264608                       # number of overall hits
system.cpu1.icache.overall_hits::total        1264608                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     46049309                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     46049309                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     46049309                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     46049309                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     46049309                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     46049309                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1264662                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1264662                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1264662                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1264662                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1264662                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1264662                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 852764.981481                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 852764.981481                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 852764.981481                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 852764.981481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 852764.981481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 852764.981481                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     37097139                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     37097139                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     37097139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     37097139                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     37097139                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     37097139                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 904808.268293                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 904808.268293                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 904808.268293                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4208                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152501322                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34162.482527                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.428044                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.571956                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.876672                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.123328                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       870386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         870386                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       731694                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        731694                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1854                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1762                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1602080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1602080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1602080                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1602080                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13489                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13489                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13594                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13594                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13594                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13594                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2436087050                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2436087050                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8632676                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8632676                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2444719726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2444719726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2444719726                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2444719726                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       883875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       883875                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       731799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       731799                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1615674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1615674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1615674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1615674                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008414                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008414                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008414                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008414                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180598.046556                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180598.046556                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82215.961905                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82215.961905                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179838.143740                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179838.143740                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179838.143740                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179838.143740                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu1.dcache.writebacks::total             1022                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9299                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9299                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9386                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9386                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4190                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4208                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    629049301                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    629049301                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1167792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1167792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    630217093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    630217093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    630217093                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    630217093                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002604                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002604                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 150131.098091                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 150131.098091                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64877.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64877.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 149766.419439                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 149766.419439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 149766.419439                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 149766.419439                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               571.134679                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1030783460                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1768067.684391                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    29.818739                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.315940                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.047786                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867493                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.915280                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1200679                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1200679                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1200679                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1200679                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1200679                       # number of overall hits
system.cpu2.icache.overall_hits::total        1200679                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45754146                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45754146                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45754146                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45754146                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45754146                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45754146                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1200737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1200737                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1200737                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1200737                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1200737                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1200737                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000048                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000048                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 788864.586207                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 788864.586207                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 788864.586207                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 788864.586207                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 788864.586207                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 788864.586207                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32046637                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32046637                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32046637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32046637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32046637                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32046637                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 801165.925000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 801165.925000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 801165.925000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 801165.925000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 801165.925000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 801165.925000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8036                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               406389926                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8292                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              49009.880125                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.081404                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.918596                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433912                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566088                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3130776                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3130776                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1713226                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1713226                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          842                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          842                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          838                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4844002                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4844002                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4844002                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4844002                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28577                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28577                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        28607                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         28607                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        28607                       # number of overall misses
system.cpu2.dcache.overall_misses::total        28607                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6866403450                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6866403450                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2323303                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2323303                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6868726753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6868726753                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6868726753                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6868726753                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3159353                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3159353                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1713256                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1713256                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4872609                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4872609                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4872609                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4872609                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009045                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009045                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000018                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005871                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005871                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005871                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005871                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 240277.266683                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 240277.266683                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 77443.433333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77443.433333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 240106.503758                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 240106.503758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 240106.503758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 240106.503758                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2258                       # number of writebacks
system.cpu2.dcache.writebacks::total             2258                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        20550                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20550                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        20571                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        20571                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        20571                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        20571                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8027                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8027                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8036                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8036                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8036                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8036                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1781826004                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1781826004                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       584249                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       584249                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1782410253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1782410253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1782410253                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1782410253                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001649                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001649                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221979.071135                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 221979.071135                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64916.555556                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64916.555556                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 221803.167372                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 221803.167372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 221803.167372                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 221803.167372                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.914138                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1005674334                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1908300.444023                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.914138                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.044734                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829991                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1216289                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1216289                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1216289                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1216289                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1216289                       # number of overall hits
system.cpu3.icache.overall_hits::total        1216289                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     34222490                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     34222490                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     34222490                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     34222490                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     34222490                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     34222490                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1216339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1216339                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1216339                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1216339                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1216339                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1216339                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 684449.800000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 684449.800000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 684449.800000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 684449.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 684449.800000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 684449.800000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     27698284                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     27698284                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     27698284                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     27698284                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     27698284                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     27698284                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 748602.270270                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 748602.270270                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 748602.270270                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 748602.270270                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 748602.270270                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 748602.270270                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7184                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               167201306                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7440                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              22473.293817                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.542020                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.457980                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888836                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111164                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       841660                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         841660                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       696064                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        696064                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1893                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1893                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1624                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1537724                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1537724                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1537724                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1537724                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18437                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18437                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           92                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18529                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18529                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18529                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18529                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4399560772                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4399560772                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13890409                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13890409                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4413451181                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4413451181                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4413451181                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4413451181                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       860097                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       860097                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       696156                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       696156                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1556253                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1556253                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1556253                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1556253                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021436                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021436                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000132                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011906                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011906                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011906                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011906                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 238626.716494                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 238626.716494                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 150982.706522                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 150982.706522                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238191.547358                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238191.547358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238191.547358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238191.547358                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1485                       # number of writebacks
system.cpu3.dcache.writebacks::total             1485                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11269                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11269                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           76                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11345                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11345                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11345                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11345                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7168                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7168                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7184                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7184                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7184                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7184                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1638038116                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1638038116                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1762331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1762331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1639800447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1639800447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1639800447                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1639800447                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004616                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004616                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 228520.942522                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 228520.942522                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 110145.687500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 110145.687500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 228257.300529                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 228257.300529                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 228257.300529                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 228257.300529                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.854224                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999960776                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937908.480620                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.854224                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055856                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817074                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1264941                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1264941                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1264941                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1264941                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1264941                       # number of overall hits
system.cpu4.icache.overall_hits::total        1264941                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49581866                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49581866                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49581866                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49581866                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49581866                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49581866                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1264997                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1264997                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1264997                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1264997                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1264997                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1264997                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000044                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 885390.464286                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 885390.464286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 885390.464286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 885390.464286                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           15                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           15                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     39779340                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     39779340                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     39779340                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     39779340                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 970227.804878                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 970227.804878                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4208                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152501714                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4464                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34162.570341                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   224.411350                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    31.588650                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.876607                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.123393                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       870597                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         870597                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       731875                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        731875                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1854                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1762                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1602472                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1602472                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1602472                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1602472                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13488                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13488                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13593                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13593                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13593                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13593                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2432868508                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2432868508                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8755902                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8755902                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2441624410                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2441624410                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2441624410                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2441624410                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       884085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       884085                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       731980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       731980                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1854                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1616065                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1616065                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1616065                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1616065                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015256                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015256                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000143                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008411                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008411                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008411                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008411                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 180372.813464                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 180372.813464                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83389.542857                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83389.542857                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 179623.659972                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 179623.659972                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 179623.659972                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 179623.659972                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1022                       # number of writebacks
system.cpu4.dcache.writebacks::total             1022                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9298                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9298                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9385                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9385                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9385                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9385                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4190                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4190                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4208                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4208                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4208                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4208                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    622345797                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    622345797                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1183915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1183915                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    623529712                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    623529712                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    623529712                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    623529712                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004739                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 148531.216468                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 148531.216468                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65773.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65773.055556                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 148177.212928                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 148177.212928                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 148177.212928                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 148177.212928                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.869044                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1005675980                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1915573.295238                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.869044                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.043059                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828316                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1217935                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1217935                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1217935                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1217935                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1217935                       # number of overall hits
system.cpu5.icache.overall_hits::total        1217935                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40724936                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40724936                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40724936                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40724936                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40724936                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40724936                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1217988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1217988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1217988                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1217988                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1217988                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1217988                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 768395.018868                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 768395.018868                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 768395.018868                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 768395.018868                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     26493498                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     26493498                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     26493498                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     26493498                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 756957.085714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 756957.085714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7192                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167203527                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7448                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22449.453142                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.539609                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.460391                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.888827                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.111173                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       842675                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         842675                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       697257                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        697257                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1903                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1903                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1627                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1627                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1539932                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1539932                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1539932                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1539932                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18667                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18667                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           92                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18759                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18759                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18759                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18759                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4360309038                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4360309038                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8620818                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8620818                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4368929856                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4368929856                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4368929856                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4368929856                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       861342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       861342                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       697349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       697349                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1558691                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1558691                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1558691                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1558691                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021672                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021672                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012035                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012035                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012035                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012035                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233583.813039                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233583.813039                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 93704.543478                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 93704.543478                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 232897.801375                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 232897.801375                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 232897.801375                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 232897.801375                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1488                       # number of writebacks
system.cpu5.dcache.writebacks::total             1488                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11489                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11489                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11567                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11567                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11567                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11567                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7178                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7178                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7192                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7192                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7192                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1598571836                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1598571836                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       901628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       901628                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1599473464                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1599473464                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1599473464                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1599473464                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008334                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004614                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004614                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004614                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004614                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 222704.351630                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 222704.351630                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64402                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64402                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 222396.199110                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 222396.199110                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 222396.199110                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 222396.199110                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.644491                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003066148                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2047073.771429                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.644491                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050712                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779879                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1277190                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1277190                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1277190                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1277190                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1277190                       # number of overall hits
system.cpu6.icache.overall_hits::total        1277190                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           46                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           46                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           46                       # number of overall misses
system.cpu6.icache.overall_misses::total           46                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     67456956                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     67456956                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     67456956                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     67456956                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     67456956                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     67456956                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1277236                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1277236                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1277236                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1277236                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1277236                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1277236                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1466455.565217                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1466455.565217                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1466455.565217                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1466455.565217                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1466455.565217                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1466455.565217                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     45922973                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     45922973                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     45922973                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     45922973                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     45922973                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     45922973                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1312084.942857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1312084.942857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1312084.942857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1312084.942857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1312084.942857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1312084.942857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3869                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148812536                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4125                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36075.766303                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   220.262295                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    35.737705                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.860400                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.139600                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1017223                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1017223                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       754566                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        754566                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1954                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1954                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1835                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1835                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1771789                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1771789                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1771789                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1771789                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9880                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9880                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           75                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9955                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9955                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9955                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9955                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1383949091                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1383949091                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      6128733                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      6128733                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1390077824                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1390077824                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1390077824                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1390077824                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1027103                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1027103                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       754641                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       754641                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1954                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1781744                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1781744                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1781744                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1781744                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009619                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009619                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000099                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005587                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005587                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005587                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005587                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 140075.818927                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 140075.818927                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81716.440000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81716.440000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 139636.145053                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 139636.145053                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 139636.145053                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 139636.145053                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1026                       # number of writebacks
system.cpu6.dcache.writebacks::total             1026                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         6027                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         6027                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           59                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         6086                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         6086                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         6086                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         6086                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3853                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3853                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3869                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3869                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3869                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3869                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    533459562                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    533459562                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1113439                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1113439                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    534573001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    534573001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    534573001                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    534573001                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003751                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002171                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002171                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002171                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002171                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 138453.039709                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 138453.039709                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69589.937500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69589.937500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 138168.260791                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 138168.260791                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 138168.260791                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 138168.260791                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               486.640752                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003066494                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   490                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2047074.477551                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.640752                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.050706                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.779873                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1277536                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1277536                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1277536                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1277536                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1277536                       # number of overall hits
system.cpu7.icache.overall_hits::total        1277536                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     76008996                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     76008996                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     76008996                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     76008996                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     76008996                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     76008996                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1277582                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1277582                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1277582                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1277582                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1277582                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1277582                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000036                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1652369.478261                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1652369.478261                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1652369.478261                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1652369.478261                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1652369.478261                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1652369.478261                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs       662202                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs       331101                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     50109902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     50109902                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     50109902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     50109902                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     50109902                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     50109902                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1431711.485714                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1431711.485714                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1431711.485714                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1431711.485714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1431711.485714                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1431711.485714                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3874                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148813038                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4130                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36032.212591                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.229009                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.770991                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.860270                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.139730                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1017507                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1017507                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       754780                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        754780                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1956                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1956                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1837                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1772287                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1772287                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1772287                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1772287                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9893                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9893                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           75                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9968                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9968                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9968                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9968                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1371516758                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1371516758                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6130813                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6130813                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1377647571                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1377647571                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1377647571                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1377647571                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1027400                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1027400                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       754855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       754855                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1956                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1782255                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1782255                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1782255                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1782255                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009629                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009629                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005593                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005593                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005593                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005593                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 138635.071060                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 138635.071060                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81744.173333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81744.173333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 138207.019563                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 138207.019563                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 138207.019563                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 138207.019563                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         1028                       # number of writebacks
system.cpu7.dcache.writebacks::total             1028                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6035                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6035                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           59                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6094                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6094                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6094                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6094                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3858                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3858                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3874                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3874                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3874                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3874                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    527910520                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    527910520                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1113758                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1113758                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    529024278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    529024278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    529024278                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    529024278                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002174                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002174                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 136835.282530                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 136835.282530                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 69609.875000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 69609.875000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 136557.635003                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 136557.635003                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 136557.635003                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 136557.635003                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
