----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    11:26:25 06/02/2013 
-- Design Name: 
-- Module Name:    top - arch 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top is
	 generic(N: integer := 8);
    Port ( clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           s_in : in  STD_LOGIC;
           s_out : out  STD_LOGIC);
end top;

architecture arch of top is
signal r_reg  : std_logic_vector(N-1 downto 0);
signal r_next : std_logic_vector(N-1 downto 0);
begin
--register
process (clk,reset)
begin
	if	
end process;
end arch;

