Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 25F29772854
	for <lists+qemu-devel@lfdr.de>; Mon,  7 Aug 2023 16:56:48 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1qT1eg-0002aY-8H; Mon, 07 Aug 2023 10:56:22 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jonathan.cameron@huawei.com>)
 id 1qT1ec-0002aP-P4
 for qemu-devel@nongnu.org; Mon, 07 Aug 2023 10:56:18 -0400
Received: from frasgout.his.huawei.com ([185.176.79.56])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jonathan.cameron@huawei.com>)
 id 1qT1eZ-0006CG-5l
 for qemu-devel@nongnu.org; Mon, 07 Aug 2023 10:56:18 -0400
Received: from lhrpeml500005.china.huawei.com (unknown [172.18.147.201])
 by frasgout.his.huawei.com (SkyGuard) with ESMTP id 4RKK6c0NP2z67gZ9;
 Mon,  7 Aug 2023 22:52:24 +0800 (CST)
Received: from localhost (10.202.227.76) by lhrpeml500005.china.huawei.com
 (7.191.163.240) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.27; Mon, 7 Aug
 2023 15:56:10 +0100
Date: Mon, 7 Aug 2023 15:56:09 +0100
To: Gregory Price <gourry.memverge@gmail.com>
CC: <qemu-devel@nongnu.org>, <linux-cxl@vger.kernel.org>, <junhee.ryu@sk.com>, 
 <kwangjin.ko@sk.com>, Gregory Price <gregory.price@memverge.com>
Subject: Re: [PATCH 3/4] cxl/type3: minimum MHD cci support
Message-ID: <20230807155609.000055db@Huawei.com>
In-Reply-To: <20230721163505.1910-4-gregory.price@memverge.com>
References: <20230721163505.1910-1-gregory.price@memverge.com>
 <20230721163505.1910-4-gregory.price@memverge.com>
Organization: Huawei Technologies Research and Development (UK) Ltd.
X-Mailer: Claws Mail 4.1.0 (GTK 3.24.33; x86_64-w64-mingw32)
MIME-Version: 1.0
Content-Type: text/plain; charset="US-ASCII"
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.202.227.76]
X-ClientProxiedBy: lhrpeml500006.china.huawei.com (7.191.161.198) To
 lhrpeml500005.china.huawei.com (7.191.163.240)
X-CFilter-Loop: Reflected
Received-SPF: pass client-ip=185.176.79.56;
 envelope-from=jonathan.cameron@huawei.com; helo=frasgout.his.huawei.com
X-Spam_score_int: -41
X-Spam_score: -4.2
X-Spam_bar: ----
X-Spam_report: (-4.2 / 5.0 requ) BAYES_00=-1.9, RCVD_IN_DNSWL_MED=-2.3,
 RCVD_IN_MSPIKE_H3=0.001, RCVD_IN_MSPIKE_WL=0.001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-to:  Jonathan Cameron <Jonathan.Cameron@Huawei.com>
From:  Jonathan Cameron via <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Fri, 21 Jul 2023 12:35:08 -0400
Gregory Price <gourry.memverge@gmail.com> wrote:

> Implement the MHD GET_INFO cci command and add a shared memory
> region to the type3 device to host the information.
> 
> Add a helper program to initialize this shared memory region.
> 
> Add a function pointer to type3 devices for future work that
> will allow an mhd device to provide a hook to validate whether
> a memory access is valid or not.
> 
> For now, limit the number of LD's to the number of heads. Later,
> this limitation will need to be lifted for MH-MLDs.
> 
> Intended use case:
> 
> 1. Create the shared memory region
> 2. Format the shared memory region
> 3. Launch QEMU with `is_mhd=true,mhd_head=N,mhd_shmid=$shmid`

I'd definitely like some feedback from experienced QEMU folk on
how to model this sort of cross QEMU instance sharing.

My instinct is a socket would be more flexible as it lets us
potentially emulate the machines on multiple hosts (assuming they
can see some shared backend storage).

Anyhow, some superficial comments inline.
What you have here looks good if we think shared memory is the
way to do this!  Some bits are good anyway of course :)

Jonathan


> 
> shmid=`ipcmk -M 4096 | grep -o -E '[0-9]+' | head -1`
> cxl_mhd_init 4 $shmid
> qemu-system-x86_64 \
>   -nographic \
>   -accel kvm \
>   -drive file=./mhd.qcow2,format=qcow2,index=0,media=disk,id=hd \
>   -m 4G,slots=4,maxmem=8G \
>   -smp 4 \
>   -machine type=q35,cxl=on,hmat=on \
>   -device pxb-cxl,id=cxl.0,bus=pcie.0,bus_nr=52 \
>   -device cxl-rp,id=rp0,bus=cxl.0,chassis=0,port=0,slot=0 \
>   -object memory-backend-file,id=mem0,mem-path=/tmp/mem0,size=4G,share=true \
>   -device cxl-type3,bus=rp0,volatile-memdev=mem0,id=cxl-mem0,sn=66666,is_mhd=true,mhd_head=0,mhd_shmid=$shmid \
>   -M cxl-fmw.0.targets.0=cxl.0,cxl-fmw.0.size=4G
> 
> Signed-off-by: Gregory Price <gregory.price@memverge.com>
> ---
>  hw/cxl/cxl-mailbox-utils.c  | 53 +++++++++++++++++++++++++++++
>  hw/mem/cxl_type3.c          | 67 +++++++++++++++++++++++++++++++++++++
>  include/hw/cxl/cxl_device.h | 14 ++++++++
>  tools/cxl/cxl_mhd_init.c    | 63 ++++++++++++++++++++++++++++++++++
>  tools/cxl/meson.build       |  3 ++
>  tools/meson.build           |  1 +
>  6 files changed, 201 insertions(+)
>  create mode 100644 tools/cxl/cxl_mhd_init.c
>  create mode 100644 tools/cxl/meson.build
> 
> diff --git a/hw/cxl/cxl-mailbox-utils.c b/hw/cxl/cxl-mailbox-utils.c
> index cad0cd0adb..57b8da4376 100644
> --- a/hw/cxl/cxl-mailbox-utils.c
> +++ b/hw/cxl/cxl-mailbox-utils.c
> @@ -84,6 +84,8 @@ enum {
>          #define GET_PHYSICAL_PORT_STATE     0x1
>      TUNNEL = 0x53,
>          #define MANAGEMENT_COMMAND     0x0
> +    MHD = 0x55,
> +        #define GET_MHD_INFO     0x0
>  };
>  
>  /* CCI Message Format CXL r3.0 Figure 7-19 */
> @@ -1155,6 +1157,56 @@ static CXLRetCode cmd_media_clear_poison(const struct cxl_cmd *cmd,
>      return CXL_MBOX_SUCCESS;
>  }
>  
> +static CXLRetCode cmd_mhd_get_info(const struct cxl_cmd *cmd,
Reference would be good (for some reason it took me quite a bit
of typing related search terms in to actually find it in
CXL r3.0 section 7.6.7.5.1: Get Multi-Headed Info (Opcode 5500h)

(I'm trying to standardize on that format - just need to fix
 all the existing references!)

> +                                   uint8_t *payload_in,
> +                                   size_t len_in,
> +                                   uint8_t *payload_out,
> +                                   size_t *len_out,
> +                                   CXLCCI *cci)
> +{
> +    CXLType3Dev *ct3d = CXL_TYPE3(cci->d);
> +    struct {
> +        uint8_t start_ld;
> +        uint8_t ldmap_len;
> +    } QEMU_PACKED *input = (void *)payload_in;
> +
> +    struct {
> +        uint8_t nr_lds;
> +        uint8_t nr_heads;
> +        uint16_t resv1;
> +        uint8_t start_ld;
> +        uint8_t ldmap_len;
> +        uint16_t resv2;
> +        uint8_t ldmap[];
> +    } QEMU_PACKED *output = (void *)payload_out;
> +
> +    uint8_t start_ld = input->start_ld;
> +    uint8_t ldmap_len = input->ldmap_len;
> +    uint8_t i;
> +
> +    if (!ct3d->is_mhd) {
> +        return CXL_MBOX_UNSUPPORTED;
> +    }
> +
> +    if (start_ld >= ct3d->mhd_state->nr_lds) {
> +        return CXL_MBOX_INVALID_INPUT;
> +    }
> +
> +    output->nr_lds = ct3d->mhd_state->nr_lds;
> +    output->nr_heads = ct3d->mhd_state->nr_heads;
> +    output->resv1 = 0;
> +    output->start_ld = start_ld;
> +    output->resv2 = 0;
> +
> +    for (i = 0; i < ldmap_len && (start_ld + i) < output->nr_lds; i++) {
> +        output->ldmap[i] = ct3d->mhd_state->ldmap[start_ld + i];
> +    }
> +    output->ldmap_len = i;
> +
> +    *len_out = sizeof(*output) + output->ldmap_len;
> +    return CXL_MBOX_SUCCESS;
> +}
> +
>  #define IMMEDIATE_CONFIG_CHANGE (1 << 1)
>  #define IMMEDIATE_DATA_CHANGE (1 << 2)
>  #define IMMEDIATE_POLICY_CHANGE (1 << 3)
> @@ -1195,6 +1247,7 @@ static const struct cxl_cmd cxl_cmd_set[256][256] = {
>          cmd_media_inject_poison, 8, 0 },
>      [MEDIA_AND_POISON][CLEAR_POISON] = { "MEDIA_AND_POISON_CLEAR_POISON",
>          cmd_media_clear_poison, 72, 0 },
> +    [MHD][GET_MHD_INFO] = {"GET_MULTI_HEADED_INFO", cmd_mhd_get_info, 2, 0},
>  };
>  
>  static const struct cxl_cmd cxl_cmd_set_sw[256][256] = {
> diff --git a/hw/mem/cxl_type3.c b/hw/mem/cxl_type3.c
> index efb7dece80..c8eb3aa67d 100644
> --- a/hw/mem/cxl_type3.c
> +++ b/hw/mem/cxl_type3.c
> @@ -18,6 +18,7 @@
>  #include "hw/cxl/cxl.h"
>  #include "hw/pci/msix.h"
>  #include "hw/pci/spdm.h"
> +#include <sys/shm.h>
>  
>  #define DWORD_BYTE 4
>  
> @@ -794,6 +795,48 @@ static DOEProtocol doe_spdm_prot[] = {
>      { }
>  };
>  
> +static bool cxl_setup_mhd(CXLType3Dev *ct3d, Error **errp)
> +{
> +    if (!ct3d->is_mhd) {
> +        ct3d->mhd_access_valid = NULL;
> +        return true;
> +    } else if (ct3d->is_mhd &&
else not needed if we returned in previous leg.

	if (ct3d->is_mhd && ...

> +               (!ct3d->mhd_shmid || (ct3d->mhd_head == ~(0)))) {

How does mhd_head equal that? Default is 0. I'm not sure there is a reason
to require it.

> +        error_setg(errp, "is_mhd requires mhd_shmid and mhd_head settings");
> +        return false;
> +    } else if (!ct3d->is_mhd &&

same here

> +               (ct3d->mhd_shmid || (ct3d->mhd_head == ~(0)))) {

How does mhd_head equal that? Default is 0.

> +        error_setg(errp, "(is_mhd,mhd_head,mhd_shmid) invalid");
> +        return false;
> +    }
> +
> +    if (ct3d->mhd_head >= 32) {
> +        error_setg(errp, "MHD Head ID must be between 0-31");
> +        return false;
> +    }
> +
> +    ct3d->mhd_state = shmat(ct3d->mhd_shmid, NULL, 0);
> +    if (ct3d->mhd_state == (void*)-1) {
> +        ct3d->mhd_state = NULL;
> +        error_setg(errp, "Unable to attach MHD State. Check ipcs is valid");
> +        return false;
> +    }
> +
> +    /* For now, limit the number of heads to the number of LD's (SLD) */

Feels backwards.  Number of heads never going to be bigger than numbre of
LDs.  Other way around is possible of course.

> +    if (ct3d->mhd_state->nr_heads <= ct3d->mhd_head) {

mhd head needs to be out of range?  Confused.

> +        error_setg(errp, "Invalid head ID for multiheaded device.");
> +        return false;
> +    }
> +
> +    if (ct3d->mhd_state->nr_lds <= ct3d->mhd_head) {
> +        error_setg(errp, "MHD Shared state does not have sufficient lds.");
> +        return false;
> +    }
> +
> +    ct3d->mhd_state->ldmap[ct3d->mhd_head] = ct3d->mhd_head;
> +    return true;
> +}
> +
>  static void ct3_realize(PCIDevice *pci_dev, Error **errp)
>  {
>      CXLType3Dev *ct3d = CXL_TYPE3(pci_dev);
> @@ -806,6 +849,10 @@ static void ct3_realize(PCIDevice *pci_dev, Error **errp)
>  
>      QTAILQ_INIT(&ct3d->error_list);
>  
> +    if (!cxl_setup_mhd(ct3d, errp)) {
> +        return;
> +    }
> +
>      if (!cxl_setup_memory(ct3d, errp)) {
>          return;
>      }
> @@ -910,6 +957,9 @@ static void ct3_exit(PCIDevice *pci_dev)
>      if (ct3d->hostvmem) {
>          address_space_destroy(&ct3d->hostvmem_as);
>      }
> +    if (ct3d->mhd_state) {
> +        shmdt(ct3d->mhd_state);
> +    }

Reverse order of realize - so I think this wants to be earlier.

>  }
>  
>  static bool cxl_type3_dpa(CXLType3Dev *ct3d, hwaddr host_addr, uint64_t *dpa)
> @@ -1006,6 +1056,7 @@ static int cxl_type3_hpa_to_as_and_dpa(CXLType3Dev *ct3d,
>  MemTxResult cxl_type3_read(PCIDevice *d, hwaddr host_addr, uint64_t *data,
>                             unsigned size, MemTxAttrs attrs)
>  {
> +    CXLType3Dev *ct3d = CXL_TYPE3(d);
>      uint64_t dpa_offset = 0;
>      AddressSpace *as = NULL;
>      int res;
> @@ -1016,16 +1067,23 @@ MemTxResult cxl_type3_read(PCIDevice *d, hwaddr host_addr, uint64_t *data,
>          return MEMTX_ERROR;
>      }
>  
> +    if (ct3d->is_mhd && ct3d->mhd_access_valid) {
> +        if (!ct3d->mhd_access_valid(ct3d, dpa_offset, size))
> +            return MEMTX_ERROR;

Brackets for inner block.
Arguably could just add the ct3d->is_mhd check in the place where
mhd_access_valid is set and hence only need to check that here.
Maybe that makes it slightly harder to follow though.

Also could just unset is_mhd if mhd_access_valid not present..

> +    }
> +
>      if (sanitize_running(&CXL_TYPE3(d)->cci)) {
>          qemu_guest_getrandom_nofail(data, size);
>          return MEMTX_OK;
>      }
> +

Reasonable change but not in this patch set.

>      return address_space_read(as, dpa_offset, attrs, data, size);
>  }
>  
>  MemTxResult cxl_type3_write(PCIDevice *d, hwaddr host_addr, uint64_t data,
>                              unsigned size, MemTxAttrs attrs)
>  {
> +    CXLType3Dev *ct3d = CXL_TYPE3(d);

Use that in the other places (can see one below).

>      uint64_t dpa_offset = 0;
>      AddressSpace *as = NULL;
>      int res;
> @@ -1035,6 +1093,12 @@ MemTxResult cxl_type3_write(PCIDevice *d, hwaddr host_addr, uint64_t data,
>      if (res) {
>          return MEMTX_ERROR;
>      }
> +
> +    if (ct3d->is_mhd && ct3d->mhd_access_valid) {
> +        if (!ct3d->mhd_access_valid(ct3d, dpa_offset, size))

Even one lines blocks in QEMU like this need {}
I keep forgetting that and getting it picked up in reviews.

> +            return MEMTX_ERROR;
> +    }

if (ct3d->is_mhd && ct3d->mhd_access_valid &&
     !ctrd->mhd_access_valid(ct3d, dpa_offset, size);

> +
>      if (sanitize_running(&CXL_TYPE3(d)->cci)) {
>          return MEMTX_OK;
>      }
> @@ -1067,6 +1131,9 @@ static Property ct3_props[] = {
>      DEFINE_PROP_UINT64("sn", CXLType3Dev, sn, UI64_NULL),
>      DEFINE_PROP_STRING("cdat", CXLType3Dev, cxl_cstate.cdat.filename),
>      DEFINE_PROP_UINT16("spdm", CXLType3Dev, spdm_port, 0),
> +    DEFINE_PROP_BOOL("is_mhd", CXLType3Dev, is_mhd, false),
> +    DEFINE_PROP_UINT32("mhd_head", CXLType3Dev, mhd_head, 0),

"mhd-head" etc for naming. IIRC that's the conventional form for
QEMU parameters.


> +    DEFINE_PROP_UINT32("mhd_shmid", CXLType3Dev, mhd_shmid, 0),
>      DEFINE_PROP_END_OF_LIST(),
>  };
>  
> diff --git a/include/hw/cxl/cxl_device.h b/include/hw/cxl/cxl_device.h
> index abc8405cc5..b545c5b6f3 100644
> --- a/include/hw/cxl/cxl_device.h
> +++ b/include/hw/cxl/cxl_device.h
> @@ -408,6 +408,12 @@ typedef struct CXLPoison {
>  typedef QLIST_HEAD(, CXLPoison) CXLPoisonList;
>  #define CXL_POISON_LIST_LIMIT 256
>  
> +struct CXLMHD_SharedState {

No underscores in QEMU types, and make it a typedef to
CXLMHDSharedState

> +    uint8_t nr_heads;
> +    uint8_t nr_lds;
> +    uint8_t ldmap[];
> +};
> +
>  struct CXLType3Dev {
>      /* Private */
>      PCIDevice parent_obj;
> @@ -442,6 +448,14 @@ struct CXLType3Dev {
>      unsigned int poison_list_cnt;
>      bool poison_list_overflowed;
>      uint64_t poison_list_overflow_ts;
> +
> +    /* Multi-headed Device */
> +    bool is_mhd;
> +    uint32_t mhd_head;
> +    uint32_t mhd_shmid;
> +    struct CXLMHD_SharedState *mhd_state;
> +    bool (*mhd_access_valid)(CXLType3Dev* ct3d, uint64_t addr,
> +                             unsigned int size);
>  };
>  
>  #define TYPE_CXL_TYPE3 "cxl-type3"
> diff --git a/tools/cxl/cxl_mhd_init.c b/tools/cxl/cxl_mhd_init.c
> new file mode 100644
> index 0000000000..1303aa9494
> --- /dev/null
> +++ b/tools/cxl/cxl_mhd_init.c

Good to have a license.

> @@ -0,0 +1,63 @@
> +#include <signal.h>
> +#include <stdbool.h>
> +#include <stdint.h>
> +#include <stdio.h>
> +#include <stdlib.h>
> +#include <string.h>
> +#include <sys/ipc.h>
> +#include <sys/shm.h>
> +#include <sys/types.h>
> +#include <unistd.h>
> +
> +struct mhd_state {
> +    uint8_t nr_heads;
> +    uint8_t nr_lds;
> +    uint8_t ldmap[];
> +};
> +
> +int main(int argc, char *argv[]) {
> +    int shmid = 0;
> +    uint32_t heads = 0;
> +    struct mhd_state* mhd_state = 0;
> +    uint8_t i;
> +
> +    if (argc != 3) {
> +        printf("usage: cxl_mhd_init <heads> <shmid>\n"
> +                "\theads         : number of heads on the device\n"
> +                "\tshmid         : /tmp/mytoken.tmp\n");
> +        return -1;
> +    }
> +
> +    // must have at least 1 head
> +    heads = (uint32_t)atoi(argv[1]);
> +    if (heads == 0 || heads > 32) {

Nice to have a comment here on why 32 is the maximum

> +        printf("bad heads argument (1-32)\n");
> +        return -1;
> +    }
> +
> +    shmid = (uint32_t)atoi(argv[2]);
> +    if (shmid== 0) {
> +        printf("bad shmid argument\n");
> +        return -1;
> +    }
> +
> +    mhd_state = shmat(shmid, NULL, 0);
> +    if (mhd_state == (void*)-1) {
> +        printf("Unable to attach to shared memory\n");
> +        return -1;
> +    }
> +
> +    // Initialize the mhd_state
> +    size_t mhd_state_size = sizeof(struct mhd_state) + (sizeof(uint8_t) * heads);
> +    memset(mhd_state, 0, mhd_state_size);
> +    mhd_state->nr_heads = heads;
> +    mhd_state->nr_lds = heads;
> +
> +    // Head ID == LD ID for now

Trivial but... C style comments for QEMU probably even standalone utils.
https://elixir.bootlin.com/qemu/latest/source/docs/devel/style.rst#L235

> +    for (i = 0; i < heads; i++)
> +        mhd_state->ldmap[i] = i;
> +
> +    printf("mhd initialized\n");
> +    shmdt(mhd_state);
> +    return 0;
> +}
> diff --git a/tools/cxl/meson.build b/tools/cxl/meson.build
> new file mode 100644
> index 0000000000..218658fe69
> --- /dev/null
> +++ b/tools/cxl/meson.build
> @@ -0,0 +1,3 @@
> +executable('cxl_mhd_init', files('cxl_mhd_init.c'),
> +  install: true,
> +  install_dir: get_option('libexecdir'))
> diff --git a/tools/meson.build b/tools/meson.build
> index e69de29bb2..91a1d788cb 100644
> --- a/tools/meson.build
> +++ b/tools/meson.build
> @@ -0,0 +1 @@
> +subdir('cxl')


