<stg><name>selection_sort</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="3" to="4">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="5">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="34">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="5" to="13">
<condition id="33">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="6" to="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="7" to="8">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="8" to="9">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="9" to="10">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="11" to="12">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="12" to="5">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="14" to="15">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="15" to="16">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="16" to="17">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="17" to="18">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="18" to="2">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([48 x float]* %A) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @selection_sort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %index_min = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></node>
<StgValue><ssdm name="index_min"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="6">
<![CDATA[
:1  %index_min_cast4 = zext i6 %index_min to i32

]]></node>
<StgValue><ssdm name="index_min_cast4"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond1 = icmp eq i6 %index_min, -17

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 47, i64 47, i64 47) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %index_min, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %3, label %_ifconv1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="6">
<![CDATA[
_ifconv1:0  %tmp = zext i6 %index_min to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:1  %A_addr = getelementptr [48 x float]* %A, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="6">
<![CDATA[
_ifconv1:2  %A_load_1 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="32" op_0_bw="6">
<![CDATA[
_ifconv1:2  %A_load_1 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:3  %p_Val2_s = bitcast float %A_load_1 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:4  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:5  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv1:6  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="78" op_0_bw="24">
<![CDATA[
_ifconv1:7  %tmp_i_i = zext i24 %p_Result_s to i78

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:8  %tmp_i_i_i_cast3 = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast3"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:9  %sh_assign = add i9 -127, %tmp_i_i_i_cast3

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:10  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:11  %tmp_1_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_1_i_i"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:12  %tmp_1_i_i_cast = sext i8 %tmp_1_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_1_i_i_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv1:13  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="9">
<![CDATA[
_ifconv1:14  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="24" op_0_bw="9">
<![CDATA[
_ifconv1:15  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="78" op_0_bw="32">
<![CDATA[
_ifconv1:16  %tmp_2_i_i = zext i32 %sh_assign_1_cast to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:17  %tmp_3_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv1:18  %tmp_5_i_i = shl i78 %tmp_i_i, %tmp_2_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="1">
<![CDATA[
_ifconv1:20  %tmp_1 = zext i1 %tmp_8 to i32

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:21  %tmp_4 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:22  %result_V = select i1 %isNeg, i32 %tmp_1, i32 %tmp_4

]]></node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:23  br label %.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge:0  %index_min1 = phi i32 [ %index_min_cast4, %_ifconv1 ], [ %index_min_2, %_ifconv ]

]]></node>
<StgValue><ssdm name="index_min1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge:1  %min1 = phi i32 [ %result_V, %_ifconv1 ], [ %min_1, %_ifconv ]

]]></node>
<StgValue><ssdm name="min1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge:2  %j_0_in = phi i32 [ %index_min_cast4, %_ifconv1 ], [ %j, %_ifconv ]

]]></node>
<StgValue><ssdm name="j_0_in"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge:3  %j = add nsw i32 %j_0_in, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge:4  %exitcond = icmp eq i32 %j_0_in, 47

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 47, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:6  br i1 %exitcond, label %2, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = uitofp i32 %result_V to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_5 = sext i32 %j to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %A_addr_2 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:2  %A_load_2 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:2  %A_load_2 = load float* %A_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %tmp_6 = uitofp i32 %min1 to float

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %p_Val2_4 = bitcast float %A_load_2 to i32

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:5  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:6  %loc_V_3 = trunc i32 %p_Val2_4 to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:7  %tmp_6_to_int = bitcast float %tmp_6 to i32

]]></node>
<StgValue><ssdm name="tmp_6_to_int"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_6_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:9  %tmp_14 = trunc i32 %tmp_6_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %notlhs = icmp ne i8 %loc_V_2, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:11  %notrhs = icmp eq i23 %loc_V_3, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %tmp_9 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %notlhs5 = icmp ne i8 %tmp_7, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:14  %notrhs6 = icmp eq i23 %tmp_14, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %tmp_s = or i1 %notrhs6, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %tmp_10 = and i1 %tmp_9, %tmp_s

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_11 = fcmp olt float %A_load_2, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %tmp_12 = and i1 %tmp_10, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:19  %p_Result_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="78" op_0_bw="24">
<![CDATA[
_ifconv:20  %tmp_i_i1 = zext i24 %p_Result_4 to i78

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:21  %tmp_i_i_i1_cast2 = zext i8 %loc_V_2 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i1_cast2"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:22  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast2

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:23  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:24  %tmp_1_i_i1 = sub i8 127, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_1_i_i1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:25  %tmp_1_i_i1_cast = sext i8 %tmp_1_i_i1 to i9

]]></node>
<StgValue><ssdm name="tmp_1_i_i1_cast"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:26  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_1_i_i1_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:27  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="24" op_0_bw="9">
<![CDATA[
_ifconv:28  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_3_cast_cast"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="78" op_0_bw="32">
<![CDATA[
_ifconv:29  %tmp_2_i_i1 = zext i32 %sh_assign_3_cast to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:30  %tmp_3_i_i1 = lshr i24 %p_Result_4, %sh_assign_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_3_i_i1"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
_ifconv:31  %tmp_5_i_i1 = shl i78 %tmp_i_i1, %tmp_2_i_i1

]]></node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ifconv:32  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i1, i32 23)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:33  %tmp_13 = zext i1 %tmp_16 to i32

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_5_i_i1, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:35  %result_V_1 = select i1 %isNeg_1, i32 %tmp_13, i32 %tmp_15

]]></node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:36  %index_min_2 = select i1 %tmp_12, i32 %j, i32 %index_min1

]]></node>
<StgValue><ssdm name="index_min_2"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %min_1 = select i1 %tmp_12, i32 %result_V_1, i32 %min1

]]></node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:38  br label %.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = uitofp i32 %result_V to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="108" st_id="14" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = uitofp i32 %result_V to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="109" st_id="15" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = uitofp i32 %result_V to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = zext i32 %index_min1 to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_1 = getelementptr [48 x float]* %A, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
:2  %A_load = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = uitofp i32 %result_V to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="6">
<![CDATA[
:2  %A_load = load float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store float %A_load, float* %A_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_3 = uitofp i32 %result_V to float

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:5  store float %tmp_3, float* %A_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
