Reading /opt/modeltech/tcl/vsim/pref.tcl 

# 10.1b_2

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl $m}
start EchoTestbench
# vsim -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip work.glbl EchoTestbench 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.1b_2 Jul  3 2012 Linux 2.6.32-279.5.1.el6.centos.plus.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.glbl(fast)
# Loading work.EchoTestbench(fast)
# Loading work.MIPS150(fast)
# Loading work.DataPath(fast)
# Loading work.NextPC(fast)
# Loading work.imem_blk_ram(fast)
# Loading work.InstDecode(fast)
# Loading work.RegFile(fast)
# Loading work.Control(fast)
# Loading work.PCSel(fast)
# Loading work.ALUdec(fast)
# Loading work.Extender(fast)
# Loading work.ForwardCtrl(fast)
# Loading work.ALUInputs(fast)
# Loading work.ALU(fast)
# Loading work.RegDst(fast)
# Loading work.AddrPartition(fast)
# Loading work.WrtEnCtrl(fast)
# Loading work.MemInMask(fast)
# Loading work.dmem_blk_ram(fast)
# Loading work.UARTCtrl(fast)
# Loading work.UART(fast)
# Loading work.IORegister(fast)
# Loading work.UATransmit(fast)
# Loading work.UAReceive(fast)
# Loading work.UARTEncode(fast)
# Loading work.MemOutMask(fast)
file copy -force ../../../software/echo/echo.mif imem_blk_ram.mif
file copy -force ../../../software/echo/echo.mif dmem_blk_ram.mif
add wave echotestbench/*
# (vish-4014) No objects found matching 'echotestbench/*'.
add wave echotestbench/CPU/*
# (vish-4014) No objects found matching 'echotestbench/CPU/*'.
run 10000us
#  Block Memory Generator CORE Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator CORE Generator module EchoTestbench.CPU.data_path.inst_blk_ram.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
#  Block Memory Generator CORE Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator CORE Generator module EchoTestbench.CPU.data_path.data_blk_ram.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# Got 122
