Bram_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Bram/ip/Bram_blk_mem_gen_0_0/sim/Bram_blk_mem_gen_0_0.v,
Bram_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/Bram/ip/Bram_blk_mem_gen_1_0/sim/Bram_blk_mem_gen_1_0.v,
Bram.vhd,vhdl,xil_defaultlib,../../../bd/Bram/sim/Bram.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
