Classic Timing Analyzer report for test_1
Tue Oct 31 15:55:50 2017
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'run'
  6. Clock Setup: 'in_clk'
  7. Clock Setup: 'rst'
  8. Clock Setup: 'in_rom[22]'
  9. Clock Setup: 'in_rom_efficient'
 10. Clock Setup: 'in_rom[23]'
 11. Clock Setup: 'in_rom[21]'
 12. Clock Setup: 'in_rom[6]'
 13. Clock Setup: 'in_rom[7]'
 14. Clock Hold: 'run'
 15. Clock Hold: 'in_clk'
 16. Clock Hold: 'rst'
 17. Clock Hold: 'in_rom[22]'
 18. Clock Hold: 'in_rom_efficient'
 19. Clock Hold: 'in_rom[23]'
 20. Clock Hold: 'in_rom[21]'
 21. Clock Hold: 'in_rom[6]'
 22. Clock Hold: 'in_rom[7]'
 23. tsu
 24. tco
 25. tpd
 26. th
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                  ;
+---------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+------------------+------------------+------------------+--------------+
; Type                            ; Slack                                    ; Required Time ; Actual Time                      ; From                             ; To               ; From Clock       ; To Clock         ; Failed Paths ;
+---------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+------------------+------------------+------------------+--------------+
; Worst-case tsu                  ; N/A                                      ; None          ; 87.448 ns                        ; in_rom[11]                       ; w_alu:alu|mem[2] ; --               ; in_rom_efficient ; 0            ;
; Worst-case tco                  ; N/A                                      ; None          ; 95.181 ns                        ; w_alu:alu|mem[4]                 ; led[4]           ; in_rom[11]       ; --               ; 0            ;
; Worst-case tpd                  ; N/A                                      ; None          ; 14.251 ns                        ; in_rom[5]                        ; addr_ram[3]      ; --               ; --               ; 0            ;
; Worst-case th                   ; N/A                                      ; None          ; 85.998 ns                        ; in_rom_efficient                 ; w_alu:alu|mem[3] ; --               ; in_rom[11]       ; 0            ;
; Clock Setup: 'in_clk'           ; N/A                                      ; None          ; 6.41 MHz ( period = 156.062 ns ) ; registerforoutput:reg_mar|mem[2] ; w_alu:alu|mem[4] ; in_clk           ; in_clk           ; 0            ;
; Clock Setup: 'run'              ; N/A                                      ; None          ; 6.41 MHz ( period = 156.062 ns ) ; registerforoutput:reg_mar|mem[2] ; w_alu:alu|mem[4] ; run              ; run              ; 0            ;
; Clock Setup: 'in_rom[22]'       ; N/A                                      ; None          ; 14.48 MHz ( period = 69.054 ns ) ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[2] ; in_rom[22]       ; in_rom[22]       ; 0            ;
; Clock Setup: 'in_rom_efficient' ; N/A                                      ; None          ; 14.49 MHz ( period = 69.013 ns ) ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[2] ; in_rom_efficient ; in_rom_efficient ; 0            ;
; Clock Setup: 'in_rom[21]'       ; N/A                                      ; None          ; 14.54 MHz ( period = 68.757 ns ) ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[2] ; in_rom[21]       ; in_rom[21]       ; 0            ;
; Clock Setup: 'in_rom[23]'       ; N/A                                      ; None          ; 14.57 MHz ( period = 68.617 ns ) ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[2] ; in_rom[23]       ; in_rom[23]       ; 0            ;
; Clock Setup: 'in_rom[6]'        ; N/A                                      ; None          ; 14.88 MHz ( period = 67.189 ns ) ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[4] ; in_rom[6]        ; in_rom[6]        ; 0            ;
; Clock Setup: 'rst'              ; N/A                                      ; None          ; 15.78 MHz ( period = 63.371 ns ) ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[2] ; rst              ; rst              ; 0            ;
; Clock Setup: 'in_rom[7]'        ; N/A                                      ; None          ; 389.11 MHz ( period = 2.570 ns ) ; w_alu:alu|cout_add               ; w_alu:alu|mem[4] ; in_rom[7]        ; in_rom[7]        ; 0            ;
; Clock Hold: 'in_rom_efficient'  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|cout_add               ; w_alu:alu|mem[3] ; in_rom_efficient ; in_rom_efficient ; 4            ;
; Clock Hold: 'run'               ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; register:reg_add|mem[7]          ; w_alu:alu|mem[3] ; run              ; run              ; 201          ;
; Clock Hold: 'in_clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; register:reg_add|mem[7]          ; w_alu:alu|mem[3] ; in_clk           ; in_clk           ; 201          ;
; Clock Hold: 'in_rom[21]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|cout_add               ; w_alu:alu|mem[3] ; in_rom[21]       ; in_rom[21]       ; 4            ;
; Clock Hold: 'in_rom[6]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|cout_add               ; w_alu:alu|mem[3] ; in_rom[6]        ; in_rom[6]        ; 4            ;
; Clock Hold: 'in_rom[22]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|cout_add               ; w_alu:alu|mem[3] ; in_rom[22]       ; in_rom[22]       ; 4            ;
; Clock Hold: 'in_rom[23]'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|cout_add               ; w_alu:alu|mem[3] ; in_rom[23]       ; in_rom[23]       ; 4            ;
; Clock Hold: 'in_rom[7]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|cout_add               ; w_alu:alu|mem[3] ; in_rom[7]        ; in_rom[7]        ; 2            ;
; Clock Hold: 'rst'               ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; w_alu:alu|mem[0]                 ; w_alu:alu|mem[3] ; rst              ; rst              ; 2            ;
; Total number of failed paths    ;                                          ;               ;                                  ;                                  ;                  ;                  ;                  ; 426          ;
+---------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------+------------------+------------------+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                              ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name  ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; run              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_clk           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; rst              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[22]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom_efficient ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[23]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[21]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[6]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[7]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[18]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[16]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[14]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[15]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[13]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[11]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[20]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[19]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[9]        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; in_rom[10]       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'run'                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 6.41 MHz ( period = 156.062 ns )                    ; registerforoutput:reg_mar|mem[2] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 83.199 ns               ;
; N/A                                     ; 6.41 MHz ( period = 156.012 ns )                    ; registerforoutput:reg_mar|mem[2] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 83.194 ns               ;
; N/A                                     ; 6.41 MHz ( period = 155.932 ns )                    ; registerformdr:reg_mdr|mem[0]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.802 ns               ;
; N/A                                     ; 6.41 MHz ( period = 155.910 ns )                    ; registerformdr:reg_mdr|mem[2]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.895 ns               ;
; N/A                                     ; 6.42 MHz ( period = 155.882 ns )                    ; registerformdr:reg_mdr|mem[0]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.797 ns               ;
; N/A                                     ; 6.42 MHz ( period = 155.860 ns )                    ; registerformdr:reg_mdr|mem[2]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.890 ns               ;
; N/A                                     ; 6.43 MHz ( period = 155.432 ns )                    ; registerforoutput:reg_pc|mem[2]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.976 ns               ;
; N/A                                     ; 6.44 MHz ( period = 155.382 ns )                    ; registerforoutput:reg_pc|mem[2]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.971 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.796 ns )                    ; registerforoutput:reg_pc|mem[0]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.182 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.760 ns )                    ; registerforoutput:reg_mar|mem[0] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.154 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.746 ns )                    ; registerforoutput:reg_pc|mem[0]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.177 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.736 ns )                    ; registerformdr:reg_mdr|mem[3]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.204 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.718 ns )                    ; registerforoutput:reg_ir|mem[6]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.871 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.710 ns )                    ; registerforoutput:reg_mar|mem[0] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.149 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.686 ns )                    ; registerformdr:reg_mdr|mem[3]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.199 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.668 ns )                    ; registerforoutput:reg_ir|mem[6]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.866 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.618 ns )                    ; registerformdr:reg_mdr|mem[1]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.145 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.610 ns )                    ; register:reg_r0|mem[0]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.130 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.610 ns )                    ; registerforoutput:reg_pc|mem[1]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.089 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.568 ns )                    ; registerformdr:reg_mdr|mem[1]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.140 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.560 ns )                    ; register:reg_r0|mem[0]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.125 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.560 ns )                    ; registerforoutput:reg_pc|mem[1]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.084 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.548 ns )                    ; register:reg_ans|mem[7]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.271 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.498 ns )                    ; register:reg_ans|mem[7]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.266 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.434 ns )                    ; register:reg_r0|mem[3]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.042 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.418 ns )                    ; registerforoutput:reg_pc|mem[5]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.469 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.402 ns )                    ; registerformdr:reg_mdr|mem[4]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.037 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.392 ns )                    ; registerforoutput:reg_ir|mem[2]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.708 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.390 ns )                    ; registerforoutput:reg_ir|mem[4]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.707 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.384 ns )                    ; register:reg_r0|mem[3]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.037 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.368 ns )                    ; registerforoutput:reg_pc|mem[5]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.464 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.364 ns )                    ; registerforoutput:reg_pc|mem[3]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.966 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.352 ns )                    ; registerformdr:reg_mdr|mem[4]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.032 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.342 ns )                    ; registerforoutput:reg_ir|mem[2]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.703 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.340 ns )                    ; registerforoutput:reg_ir|mem[4]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.702 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.316 ns )                    ; registerformdr:reg_mdr|mem[5]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.098 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.314 ns )                    ; registerforoutput:reg_pc|mem[3]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.961 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.314 ns )                    ; registerforoutput:reg_mar|mem[1] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.325 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.312 ns )                    ; registerformdr:reg_mdr|mem[7]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.992 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.312 ns )                    ; register:reg_ans|mem[2]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.981 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.308 ns )                    ; register:reg_ans|mem[4]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.979 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.266 ns )                    ; registerformdr:reg_mdr|mem[5]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.093 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.264 ns )                    ; registerforoutput:reg_mar|mem[1] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.320 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.262 ns )                    ; registerformdr:reg_mdr|mem[7]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.987 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.262 ns )                    ; register:reg_ans|mem[2]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.976 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.258 ns )                    ; register:reg_ans|mem[4]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.974 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.220 ns )                    ; registerforoutput:reg_pc|mem[4]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.894 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.216 ns )                    ; registerforoutput:reg_pc|mem[6]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.368 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.170 ns )                    ; registerforoutput:reg_pc|mem[4]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.889 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.166 ns )                    ; registerforoutput:reg_pc|mem[6]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.363 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.144 ns )                    ; registerforoutput:reg_ir|mem[1]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.584 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.102 ns )                    ; registerforoutput:reg_mar|mem[5] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.219 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.098 ns )                    ; register:reg_ans|mem[1]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.874 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.094 ns )                    ; registerforoutput:reg_ir|mem[1]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.579 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.086 ns )                    ; registerforoutput:reg_ir|mem[3]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.555 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.052 ns )                    ; registerforoutput:reg_mar|mem[5] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.214 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.048 ns )                    ; register:reg_ans|mem[1]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.869 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.036 ns )                    ; registerforoutput:reg_ir|mem[3]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.550 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.014 ns )                    ; registerformdr:reg_mdr|mem[6]    ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.843 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.964 ns )                    ; registerformdr:reg_mdr|mem[6]    ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.838 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.964 ns )                    ; registerforoutput:reg_ir|mem[0]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.494 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.946 ns )                    ; registerforoutput:reg_mar|mem[3] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.141 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.914 ns )                    ; registerforoutput:reg_ir|mem[0]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.489 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.896 ns )                    ; registerforoutput:reg_mar|mem[3] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.136 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.830 ns )                    ; registerforoutput:reg_mar|mem[4] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.083 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.780 ns )                    ; registerforoutput:reg_mar|mem[4] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.078 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.694 ns )                    ; registerforoutput:reg_pc|mem[7]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.631 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.680 ns )                    ; registerforoutput:reg_mar|mem[6] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 82.008 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.644 ns )                    ; registerforoutput:reg_pc|mem[7]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.626 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.630 ns )                    ; registerforoutput:reg_mar|mem[6] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 82.003 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.546 ns )                    ; register:reg_ans|mem[5]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.598 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.546 ns )                    ; in_keyboard[0]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.281 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.496 ns )                    ; register:reg_ans|mem[5]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.593 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.496 ns )                    ; in_keyboard[0]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.276 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.464 ns )                    ; registerforoutput:reg_mar|mem[7] ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.900 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.436 ns )                    ; register:reg_ans|mem[6]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.543 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.414 ns )                    ; registerforoutput:reg_mar|mem[7] ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.895 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.386 ns )                    ; register:reg_ans|mem[6]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.538 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.378 ns )                    ; register:reg_r1|mem[2]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.947 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.328 ns )                    ; register:reg_r1|mem[2]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.942 ns               ;
; N/A                                     ; 6.53 MHz ( period = 153.090 ns )                    ; register:reg_r1|mem[1]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.326 ns               ;
; N/A                                     ; 6.53 MHz ( period = 153.040 ns )                    ; register:reg_r1|mem[1]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.321 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.974 ns )                    ; register:reg_r0|mem[1]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.312 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.964 ns )                    ; register:reg_ans|mem[0]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.307 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.924 ns )                    ; register:reg_r0|mem[1]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.307 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.918 ns )                    ; in_keyboard[2]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.629 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.914 ns )                    ; register:reg_ans|mem[0]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.302 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.886 ns )                    ; registerforoutput:reg_ir|mem[7]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.955 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.872 ns )                    ; register:reg_ans|mem[3]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.261 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.868 ns )                    ; in_keyboard[2]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.624 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.836 ns )                    ; registerforoutput:reg_ir|mem[7]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.950 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.822 ns )                    ; register:reg_ans|mem[3]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.256 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.754 ns )                    ; register:reg_r1|mem[3]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.158 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.710 ns )                    ; in_keyboard[1]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.525 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.704 ns )                    ; register:reg_r1|mem[3]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.153 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.700 ns )                    ; register:reg_r0|mem[4]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.175 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.660 ns )                    ; in_keyboard[1]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.520 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.656 ns )                    ; register:reg_r0|mem[2]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 81.153 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.650 ns )                    ; register:reg_r0|mem[4]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.170 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.606 ns )                    ; register:reg_r0|mem[2]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 81.148 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.606 ns )                    ; in_keyboard[6]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.782 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.574 ns )                    ; in_keyboard[3]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.457 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.556 ns )                    ; in_keyboard[6]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.777 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.524 ns )                    ; in_keyboard[3]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.452 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.500 ns )                    ; register:reg_r0|mem[7]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.245 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.450 ns )                    ; register:reg_r0|mem[7]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.240 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.400 ns )                    ; register:reg_r1|mem[4]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.458 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.368 ns )                    ; register:reg_r1|mem[5]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.442 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.350 ns )                    ; register:reg_r1|mem[4]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.453 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.318 ns )                    ; register:reg_r1|mem[5]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.437 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.306 ns )                    ; register:reg_r0|mem[6]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.978 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.256 ns )                    ; register:reg_r0|mem[6]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.973 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.204 ns )                    ; in_keyboard[4]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.272 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.154 ns )                    ; in_keyboard[4]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.267 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.132 ns )                    ; register:reg_r1|mem[6]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.324 ns               ;
; N/A                                     ; 6.58 MHz ( period = 152.082 ns )                    ; register:reg_r1|mem[6]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.319 ns               ;
; N/A                                     ; 6.58 MHz ( period = 152.062 ns )                    ; register:reg_r1|mem[7]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.812 ns               ;
; N/A                                     ; 6.58 MHz ( period = 152.012 ns )                    ; register:reg_r1|mem[7]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.807 ns               ;
; N/A                                     ; 6.59 MHz ( period = 151.736 ns )                    ; in_keyboard[7]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.376 ns               ;
; N/A                                     ; 6.59 MHz ( period = 151.686 ns )                    ; in_keyboard[7]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.371 ns               ;
; N/A                                     ; 6.60 MHz ( period = 151.548 ns )                    ; registerforoutput:reg_ir|mem[5]  ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.286 ns               ;
; N/A                                     ; 6.60 MHz ( period = 151.498 ns )                    ; registerforoutput:reg_ir|mem[5]  ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.281 ns               ;
; N/A                                     ; 6.61 MHz ( period = 151.224 ns )                    ; register:reg_r1|mem[0]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.775 ns               ;
; N/A                                     ; 6.61 MHz ( period = 151.174 ns )                    ; register:reg_r1|mem[0]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.770 ns               ;
; N/A                                     ; 6.62 MHz ( period = 151.104 ns )                    ; in_keyboard[5]                   ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.060 ns               ;
; N/A                                     ; 6.62 MHz ( period = 151.054 ns )                    ; in_keyboard[5]                   ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.055 ns               ;
; N/A                                     ; 6.64 MHz ( period = 150.712 ns )                    ; register:reg_r0|mem[5]           ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 80.181 ns               ;
; N/A                                     ; 6.64 MHz ( period = 150.662 ns )                    ; register:reg_r0|mem[5]           ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 80.176 ns               ;
; N/A                                     ; 6.74 MHz ( period = 148.304 ns )                    ; register:reg_add|mem[6]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 79.316 ns               ;
; N/A                                     ; 6.75 MHz ( period = 148.254 ns )                    ; register:reg_add|mem[6]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 79.311 ns               ;
; N/A                                     ; 6.78 MHz ( period = 147.452 ns )                    ; register:reg_add|mem[7]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 78.890 ns               ;
; N/A                                     ; 6.78 MHz ( period = 147.402 ns )                    ; register:reg_add|mem[7]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 78.885 ns               ;
; N/A                                     ; 6.90 MHz ( period = 144.862 ns )                    ; register:reg_add|mem[5]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 76.919 ns               ;
; N/A                                     ; 6.91 MHz ( period = 144.812 ns )                    ; register:reg_add|mem[5]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 76.914 ns               ;
; N/A                                     ; 7.17 MHz ( period = 139.442 ns )                    ; register:reg_add|mem[4]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 73.912 ns               ;
; N/A                                     ; 7.17 MHz ( period = 139.392 ns )                    ; register:reg_add|mem[4]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 73.907 ns               ;
; N/A                                     ; 7.58 MHz ( period = 131.898 ns )                    ; register:reg_add|mem[3]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 71.113 ns               ;
; N/A                                     ; 7.58 MHz ( period = 131.848 ns )                    ; register:reg_add|mem[3]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 71.108 ns               ;
; N/A                                     ; 7.94 MHz ( period = 125.924 ns )                    ; register:reg_add|mem[2]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 68.126 ns               ;
; N/A                                     ; 7.94 MHz ( period = 125.874 ns )                    ; register:reg_add|mem[2]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 68.121 ns               ;
; N/A                                     ; 8.14 MHz ( period = 122.904 ns )                    ; register:reg_add|mem[0]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 66.616 ns               ;
; N/A                                     ; 8.14 MHz ( period = 122.854 ns )                    ; register:reg_add|mem[0]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 66.611 ns               ;
; N/A                                     ; 8.38 MHz ( period = 119.398 ns )                    ; register:reg_add|mem[1]          ; w_alu:alu|mem[4]        ; run        ; run      ; None                        ; None                      ; 64.863 ns               ;
; N/A                                     ; 8.38 MHz ( period = 119.348 ns )                    ; register:reg_add|mem[1]          ; w_alu:alu|mem[3]        ; run        ; run      ; None                        ; None                      ; 64.858 ns               ;
; N/A                                     ; 12.11 MHz ( period = 82.577 ns )                    ; registerforoutput:reg_mar|mem[2] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 83.509 ns               ;
; N/A                                     ; 12.12 MHz ( period = 82.512 ns )                    ; registerformdr:reg_mdr|mem[0]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 83.112 ns               ;
; N/A                                     ; 12.12 MHz ( period = 82.501 ns )                    ; registerformdr:reg_mdr|mem[2]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.205 ns               ;
; N/A                                     ; 12.16 MHz ( period = 82.262 ns )                    ; registerforoutput:reg_pc|mem[2]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.286 ns               ;
; N/A                                     ; 12.20 MHz ( period = 81.944 ns )                    ; registerforoutput:reg_pc|mem[0]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.492 ns               ;
; N/A                                     ; 12.21 MHz ( period = 81.926 ns )                    ; registerforoutput:reg_mar|mem[0] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.464 ns               ;
; N/A                                     ; 12.21 MHz ( period = 81.914 ns )                    ; registerformdr:reg_mdr|mem[3]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.514 ns               ;
; N/A                                     ; 12.21 MHz ( period = 81.905 ns )                    ; registerforoutput:reg_ir|mem[6]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.181 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.855 ns )                    ; registerformdr:reg_mdr|mem[1]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.455 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.851 ns )                    ; register:reg_r0|mem[0]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.440 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.851 ns )                    ; registerforoutput:reg_pc|mem[1]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.399 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.820 ns )                    ; register:reg_ans|mem[7]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.581 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.763 ns )                    ; register:reg_r0|mem[3]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.352 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.755 ns )                    ; registerforoutput:reg_pc|mem[5]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.779 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.747 ns )                    ; registerformdr:reg_mdr|mem[4]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.347 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.742 ns )                    ; registerforoutput:reg_ir|mem[2]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.018 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.741 ns )                    ; registerforoutput:reg_ir|mem[4]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.017 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.728 ns )                    ; registerforoutput:reg_pc|mem[3]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.276 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.704 ns )                    ; registerformdr:reg_mdr|mem[5]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.408 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.703 ns )                    ; registerforoutput:reg_mar|mem[1] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.635 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.702 ns )                    ; registerformdr:reg_mdr|mem[7]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.302 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.702 ns )                    ; register:reg_ans|mem[2]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.291 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.700 ns )                    ; register:reg_ans|mem[4]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.289 ns               ;
; N/A                                     ; 12.25 MHz ( period = 81.656 ns )                    ; registerforoutput:reg_pc|mem[4]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.204 ns               ;
; N/A                                     ; 12.25 MHz ( period = 81.654 ns )                    ; registerforoutput:reg_pc|mem[6]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.678 ns               ;
; N/A                                     ; 12.25 MHz ( period = 81.618 ns )                    ; registerforoutput:reg_ir|mem[1]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.894 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.597 ns )                    ; registerforoutput:reg_mar|mem[5] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.529 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.595 ns )                    ; register:reg_ans|mem[1]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.184 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.589 ns )                    ; registerforoutput:reg_ir|mem[3]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.865 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.553 ns )                    ; registerformdr:reg_mdr|mem[6]    ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.153 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.528 ns )                    ; registerforoutput:reg_ir|mem[0]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.804 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.519 ns )                    ; registerforoutput:reg_mar|mem[3] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.451 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.461 ns )                    ; registerforoutput:reg_mar|mem[4] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.393 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.393 ns )                    ; registerforoutput:reg_pc|mem[7]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.941 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.386 ns )                    ; registerforoutput:reg_mar|mem[6] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.318 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.319 ns )                    ; register:reg_ans|mem[5]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.908 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.319 ns )                    ; in_keyboard[0]                   ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.591 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.278 ns )                    ; registerforoutput:reg_mar|mem[7] ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 82.210 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.264 ns )                    ; register:reg_ans|mem[6]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.853 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.235 ns )                    ; register:reg_r1|mem[2]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.257 ns               ;
; N/A                                     ; 12.33 MHz ( period = 81.091 ns )                    ; register:reg_r1|mem[1]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.636 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.033 ns )                    ; register:reg_r0|mem[1]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.622 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.028 ns )                    ; register:reg_ans|mem[0]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.617 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.005 ns )                    ; in_keyboard[2]                   ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 80.939 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.989 ns )                    ; registerforoutput:reg_ir|mem[7]  ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.265 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.982 ns )                    ; register:reg_ans|mem[3]          ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.571 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.923 ns )                    ; register:reg_r1|mem[3]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.468 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.901 ns )                    ; in_keyboard[1]                   ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 80.835 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.896 ns )                    ; register:reg_r0|mem[4]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.485 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.874 ns )                    ; register:reg_r0|mem[2]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.463 ns               ;
; N/A                                     ; 12.37 MHz ( period = 80.849 ns )                    ; in_keyboard[6]                   ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.092 ns               ;
; N/A                                     ; 12.37 MHz ( period = 80.833 ns )                    ; in_keyboard[3]                   ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 80.767 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.796 ns )                    ; register:reg_r0|mem[7]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 80.555 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.746 ns )                    ; register:reg_r1|mem[4]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 80.768 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.730 ns )                    ; register:reg_r1|mem[5]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 80.752 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.699 ns )                    ; register:reg_r0|mem[6]           ; register:reg_ans|mem[7] ; run        ; run      ; None                        ; None                      ; 81.288 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_clk'                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 6.41 MHz ( period = 156.062 ns )                    ; registerforoutput:reg_mar|mem[2] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 83.199 ns               ;
; N/A                                     ; 6.41 MHz ( period = 156.012 ns )                    ; registerforoutput:reg_mar|mem[2] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 83.194 ns               ;
; N/A                                     ; 6.41 MHz ( period = 155.932 ns )                    ; registerformdr:reg_mdr|mem[0]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.802 ns               ;
; N/A                                     ; 6.41 MHz ( period = 155.910 ns )                    ; registerformdr:reg_mdr|mem[2]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.895 ns               ;
; N/A                                     ; 6.42 MHz ( period = 155.882 ns )                    ; registerformdr:reg_mdr|mem[0]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.797 ns               ;
; N/A                                     ; 6.42 MHz ( period = 155.860 ns )                    ; registerformdr:reg_mdr|mem[2]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.890 ns               ;
; N/A                                     ; 6.43 MHz ( period = 155.432 ns )                    ; registerforoutput:reg_pc|mem[2]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.976 ns               ;
; N/A                                     ; 6.44 MHz ( period = 155.382 ns )                    ; registerforoutput:reg_pc|mem[2]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.971 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.796 ns )                    ; registerforoutput:reg_pc|mem[0]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.182 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.760 ns )                    ; registerforoutput:reg_mar|mem[0] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.154 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.746 ns )                    ; registerforoutput:reg_pc|mem[0]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.177 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.736 ns )                    ; registerformdr:reg_mdr|mem[3]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.204 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.718 ns )                    ; registerforoutput:reg_ir|mem[6]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.871 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.710 ns )                    ; registerforoutput:reg_mar|mem[0] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.149 ns               ;
; N/A                                     ; 6.46 MHz ( period = 154.686 ns )                    ; registerformdr:reg_mdr|mem[3]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.199 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.668 ns )                    ; registerforoutput:reg_ir|mem[6]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.866 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.618 ns )                    ; registerformdr:reg_mdr|mem[1]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.145 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.610 ns )                    ; register:reg_r0|mem[0]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.130 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.610 ns )                    ; registerforoutput:reg_pc|mem[1]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.089 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.568 ns )                    ; registerformdr:reg_mdr|mem[1]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.140 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.560 ns )                    ; register:reg_r0|mem[0]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.125 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.560 ns )                    ; registerforoutput:reg_pc|mem[1]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.084 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.548 ns )                    ; register:reg_ans|mem[7]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.271 ns               ;
; N/A                                     ; 6.47 MHz ( period = 154.498 ns )                    ; register:reg_ans|mem[7]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.266 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.434 ns )                    ; register:reg_r0|mem[3]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.042 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.418 ns )                    ; registerforoutput:reg_pc|mem[5]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.469 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.402 ns )                    ; registerformdr:reg_mdr|mem[4]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.037 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.392 ns )                    ; registerforoutput:reg_ir|mem[2]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.708 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.390 ns )                    ; registerforoutput:reg_ir|mem[4]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.707 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.384 ns )                    ; register:reg_r0|mem[3]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.037 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.368 ns )                    ; registerforoutput:reg_pc|mem[5]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.464 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.364 ns )                    ; registerforoutput:reg_pc|mem[3]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.966 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.352 ns )                    ; registerformdr:reg_mdr|mem[4]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.032 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.342 ns )                    ; registerforoutput:reg_ir|mem[2]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.703 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.340 ns )                    ; registerforoutput:reg_ir|mem[4]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.702 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.316 ns )                    ; registerformdr:reg_mdr|mem[5]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.098 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.314 ns )                    ; registerforoutput:reg_pc|mem[3]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.961 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.314 ns )                    ; registerforoutput:reg_mar|mem[1] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.325 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.312 ns )                    ; registerformdr:reg_mdr|mem[7]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.992 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.312 ns )                    ; register:reg_ans|mem[2]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.981 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.308 ns )                    ; register:reg_ans|mem[4]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.979 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.266 ns )                    ; registerformdr:reg_mdr|mem[5]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.093 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.264 ns )                    ; registerforoutput:reg_mar|mem[1] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.320 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.262 ns )                    ; registerformdr:reg_mdr|mem[7]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.987 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.262 ns )                    ; register:reg_ans|mem[2]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.976 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.258 ns )                    ; register:reg_ans|mem[4]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.974 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.220 ns )                    ; registerforoutput:reg_pc|mem[4]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.894 ns               ;
; N/A                                     ; 6.48 MHz ( period = 154.216 ns )                    ; registerforoutput:reg_pc|mem[6]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.368 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.170 ns )                    ; registerforoutput:reg_pc|mem[4]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.889 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.166 ns )                    ; registerforoutput:reg_pc|mem[6]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.363 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.144 ns )                    ; registerforoutput:reg_ir|mem[1]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.584 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.102 ns )                    ; registerforoutput:reg_mar|mem[5] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.219 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.098 ns )                    ; register:reg_ans|mem[1]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.874 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.094 ns )                    ; registerforoutput:reg_ir|mem[1]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.579 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.086 ns )                    ; registerforoutput:reg_ir|mem[3]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.555 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.052 ns )                    ; registerforoutput:reg_mar|mem[5] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.214 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.048 ns )                    ; register:reg_ans|mem[1]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.869 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.036 ns )                    ; registerforoutput:reg_ir|mem[3]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.550 ns               ;
; N/A                                     ; 6.49 MHz ( period = 154.014 ns )                    ; registerformdr:reg_mdr|mem[6]    ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.843 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.964 ns )                    ; registerformdr:reg_mdr|mem[6]    ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.838 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.964 ns )                    ; registerforoutput:reg_ir|mem[0]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.494 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.946 ns )                    ; registerforoutput:reg_mar|mem[3] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.141 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.914 ns )                    ; registerforoutput:reg_ir|mem[0]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.489 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.896 ns )                    ; registerforoutput:reg_mar|mem[3] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.136 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.830 ns )                    ; registerforoutput:reg_mar|mem[4] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.083 ns               ;
; N/A                                     ; 6.50 MHz ( period = 153.780 ns )                    ; registerforoutput:reg_mar|mem[4] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.078 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.694 ns )                    ; registerforoutput:reg_pc|mem[7]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.631 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.680 ns )                    ; registerforoutput:reg_mar|mem[6] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.008 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.644 ns )                    ; registerforoutput:reg_pc|mem[7]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.626 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.630 ns )                    ; registerforoutput:reg_mar|mem[6] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 82.003 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.546 ns )                    ; register:reg_ans|mem[5]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.598 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.546 ns )                    ; in_keyboard[0]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.281 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.496 ns )                    ; register:reg_ans|mem[5]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.593 ns               ;
; N/A                                     ; 6.51 MHz ( period = 153.496 ns )                    ; in_keyboard[0]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.276 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.464 ns )                    ; registerforoutput:reg_mar|mem[7] ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.900 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.436 ns )                    ; register:reg_ans|mem[6]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.543 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.414 ns )                    ; registerforoutput:reg_mar|mem[7] ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.895 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.386 ns )                    ; register:reg_ans|mem[6]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.538 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.378 ns )                    ; register:reg_r1|mem[2]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.947 ns               ;
; N/A                                     ; 6.52 MHz ( period = 153.328 ns )                    ; register:reg_r1|mem[2]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.942 ns               ;
; N/A                                     ; 6.53 MHz ( period = 153.090 ns )                    ; register:reg_r1|mem[1]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.326 ns               ;
; N/A                                     ; 6.53 MHz ( period = 153.040 ns )                    ; register:reg_r1|mem[1]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.321 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.974 ns )                    ; register:reg_r0|mem[1]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.312 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.964 ns )                    ; register:reg_ans|mem[0]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.307 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.924 ns )                    ; register:reg_r0|mem[1]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.307 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.918 ns )                    ; in_keyboard[2]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.629 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.914 ns )                    ; register:reg_ans|mem[0]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.302 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.886 ns )                    ; registerforoutput:reg_ir|mem[7]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.955 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.872 ns )                    ; register:reg_ans|mem[3]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.261 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.868 ns )                    ; in_keyboard[2]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.624 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.836 ns )                    ; registerforoutput:reg_ir|mem[7]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.950 ns               ;
; N/A                                     ; 6.54 MHz ( period = 152.822 ns )                    ; register:reg_ans|mem[3]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.256 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.754 ns )                    ; register:reg_r1|mem[3]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.158 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.710 ns )                    ; in_keyboard[1]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.525 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.704 ns )                    ; register:reg_r1|mem[3]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.153 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.700 ns )                    ; register:reg_r0|mem[4]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.175 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.660 ns )                    ; in_keyboard[1]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.520 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.656 ns )                    ; register:reg_r0|mem[2]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.153 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.650 ns )                    ; register:reg_r0|mem[4]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.170 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.606 ns )                    ; register:reg_r0|mem[2]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 81.148 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.606 ns )                    ; in_keyboard[6]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.782 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.574 ns )                    ; in_keyboard[3]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.457 ns               ;
; N/A                                     ; 6.55 MHz ( period = 152.556 ns )                    ; in_keyboard[6]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.777 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.524 ns )                    ; in_keyboard[3]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.452 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.500 ns )                    ; register:reg_r0|mem[7]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.245 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.450 ns )                    ; register:reg_r0|mem[7]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.240 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.400 ns )                    ; register:reg_r1|mem[4]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.458 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.368 ns )                    ; register:reg_r1|mem[5]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.442 ns               ;
; N/A                                     ; 6.56 MHz ( period = 152.350 ns )                    ; register:reg_r1|mem[4]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.453 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.318 ns )                    ; register:reg_r1|mem[5]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.437 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.306 ns )                    ; register:reg_r0|mem[6]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.978 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.256 ns )                    ; register:reg_r0|mem[6]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.973 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.204 ns )                    ; in_keyboard[4]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.272 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.154 ns )                    ; in_keyboard[4]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.267 ns               ;
; N/A                                     ; 6.57 MHz ( period = 152.132 ns )                    ; register:reg_r1|mem[6]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.324 ns               ;
; N/A                                     ; 6.58 MHz ( period = 152.082 ns )                    ; register:reg_r1|mem[6]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.319 ns               ;
; N/A                                     ; 6.58 MHz ( period = 152.062 ns )                    ; register:reg_r1|mem[7]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.812 ns               ;
; N/A                                     ; 6.58 MHz ( period = 152.012 ns )                    ; register:reg_r1|mem[7]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.807 ns               ;
; N/A                                     ; 6.59 MHz ( period = 151.736 ns )                    ; in_keyboard[7]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.376 ns               ;
; N/A                                     ; 6.59 MHz ( period = 151.686 ns )                    ; in_keyboard[7]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.371 ns               ;
; N/A                                     ; 6.60 MHz ( period = 151.548 ns )                    ; registerforoutput:reg_ir|mem[5]  ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.286 ns               ;
; N/A                                     ; 6.60 MHz ( period = 151.498 ns )                    ; registerforoutput:reg_ir|mem[5]  ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.281 ns               ;
; N/A                                     ; 6.61 MHz ( period = 151.224 ns )                    ; register:reg_r1|mem[0]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.775 ns               ;
; N/A                                     ; 6.61 MHz ( period = 151.174 ns )                    ; register:reg_r1|mem[0]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.770 ns               ;
; N/A                                     ; 6.62 MHz ( period = 151.104 ns )                    ; in_keyboard[5]                   ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.060 ns               ;
; N/A                                     ; 6.62 MHz ( period = 151.054 ns )                    ; in_keyboard[5]                   ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.055 ns               ;
; N/A                                     ; 6.64 MHz ( period = 150.712 ns )                    ; register:reg_r0|mem[5]           ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.181 ns               ;
; N/A                                     ; 6.64 MHz ( period = 150.662 ns )                    ; register:reg_r0|mem[5]           ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 80.176 ns               ;
; N/A                                     ; 6.74 MHz ( period = 148.304 ns )                    ; register:reg_add|mem[6]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 79.316 ns               ;
; N/A                                     ; 6.75 MHz ( period = 148.254 ns )                    ; register:reg_add|mem[6]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 79.311 ns               ;
; N/A                                     ; 6.78 MHz ( period = 147.452 ns )                    ; register:reg_add|mem[7]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 78.890 ns               ;
; N/A                                     ; 6.78 MHz ( period = 147.402 ns )                    ; register:reg_add|mem[7]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 78.885 ns               ;
; N/A                                     ; 6.90 MHz ( period = 144.862 ns )                    ; register:reg_add|mem[5]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 76.919 ns               ;
; N/A                                     ; 6.91 MHz ( period = 144.812 ns )                    ; register:reg_add|mem[5]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 76.914 ns               ;
; N/A                                     ; 7.17 MHz ( period = 139.442 ns )                    ; register:reg_add|mem[4]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 73.912 ns               ;
; N/A                                     ; 7.17 MHz ( period = 139.392 ns )                    ; register:reg_add|mem[4]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 73.907 ns               ;
; N/A                                     ; 7.58 MHz ( period = 131.898 ns )                    ; register:reg_add|mem[3]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 71.113 ns               ;
; N/A                                     ; 7.58 MHz ( period = 131.848 ns )                    ; register:reg_add|mem[3]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 71.108 ns               ;
; N/A                                     ; 7.94 MHz ( period = 125.924 ns )                    ; register:reg_add|mem[2]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 68.126 ns               ;
; N/A                                     ; 7.94 MHz ( period = 125.874 ns )                    ; register:reg_add|mem[2]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 68.121 ns               ;
; N/A                                     ; 8.14 MHz ( period = 122.904 ns )                    ; register:reg_add|mem[0]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 66.616 ns               ;
; N/A                                     ; 8.14 MHz ( period = 122.854 ns )                    ; register:reg_add|mem[0]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 66.611 ns               ;
; N/A                                     ; 8.38 MHz ( period = 119.398 ns )                    ; register:reg_add|mem[1]          ; w_alu:alu|mem[4]        ; in_clk     ; in_clk   ; None                        ; None                      ; 64.863 ns               ;
; N/A                                     ; 8.38 MHz ( period = 119.348 ns )                    ; register:reg_add|mem[1]          ; w_alu:alu|mem[3]        ; in_clk     ; in_clk   ; None                        ; None                      ; 64.858 ns               ;
; N/A                                     ; 12.11 MHz ( period = 82.577 ns )                    ; registerforoutput:reg_mar|mem[2] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 83.509 ns               ;
; N/A                                     ; 12.12 MHz ( period = 82.512 ns )                    ; registerformdr:reg_mdr|mem[0]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 83.112 ns               ;
; N/A                                     ; 12.12 MHz ( period = 82.501 ns )                    ; registerformdr:reg_mdr|mem[2]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.205 ns               ;
; N/A                                     ; 12.16 MHz ( period = 82.262 ns )                    ; registerforoutput:reg_pc|mem[2]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.286 ns               ;
; N/A                                     ; 12.20 MHz ( period = 81.944 ns )                    ; registerforoutput:reg_pc|mem[0]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.492 ns               ;
; N/A                                     ; 12.21 MHz ( period = 81.926 ns )                    ; registerforoutput:reg_mar|mem[0] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.464 ns               ;
; N/A                                     ; 12.21 MHz ( period = 81.914 ns )                    ; registerformdr:reg_mdr|mem[3]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.514 ns               ;
; N/A                                     ; 12.21 MHz ( period = 81.905 ns )                    ; registerforoutput:reg_ir|mem[6]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.181 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.855 ns )                    ; registerformdr:reg_mdr|mem[1]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.455 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.851 ns )                    ; register:reg_r0|mem[0]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.440 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.851 ns )                    ; registerforoutput:reg_pc|mem[1]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.399 ns               ;
; N/A                                     ; 12.22 MHz ( period = 81.820 ns )                    ; register:reg_ans|mem[7]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.581 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.763 ns )                    ; register:reg_r0|mem[3]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.352 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.755 ns )                    ; registerforoutput:reg_pc|mem[5]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.779 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.747 ns )                    ; registerformdr:reg_mdr|mem[4]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.347 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.742 ns )                    ; registerforoutput:reg_ir|mem[2]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.018 ns               ;
; N/A                                     ; 12.23 MHz ( period = 81.741 ns )                    ; registerforoutput:reg_ir|mem[4]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.017 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.728 ns )                    ; registerforoutput:reg_pc|mem[3]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.276 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.704 ns )                    ; registerformdr:reg_mdr|mem[5]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.408 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.703 ns )                    ; registerforoutput:reg_mar|mem[1] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.635 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.702 ns )                    ; registerformdr:reg_mdr|mem[7]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.302 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.702 ns )                    ; register:reg_ans|mem[2]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.291 ns               ;
; N/A                                     ; 12.24 MHz ( period = 81.700 ns )                    ; register:reg_ans|mem[4]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.289 ns               ;
; N/A                                     ; 12.25 MHz ( period = 81.656 ns )                    ; registerforoutput:reg_pc|mem[4]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.204 ns               ;
; N/A                                     ; 12.25 MHz ( period = 81.654 ns )                    ; registerforoutput:reg_pc|mem[6]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.678 ns               ;
; N/A                                     ; 12.25 MHz ( period = 81.618 ns )                    ; registerforoutput:reg_ir|mem[1]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.894 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.597 ns )                    ; registerforoutput:reg_mar|mem[5] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.529 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.595 ns )                    ; register:reg_ans|mem[1]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.184 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.589 ns )                    ; registerforoutput:reg_ir|mem[3]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.865 ns               ;
; N/A                                     ; 12.26 MHz ( period = 81.553 ns )                    ; registerformdr:reg_mdr|mem[6]    ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.153 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.528 ns )                    ; registerforoutput:reg_ir|mem[0]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.804 ns               ;
; N/A                                     ; 12.27 MHz ( period = 81.519 ns )                    ; registerforoutput:reg_mar|mem[3] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.451 ns               ;
; N/A                                     ; 12.28 MHz ( period = 81.461 ns )                    ; registerforoutput:reg_mar|mem[4] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.393 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.393 ns )                    ; registerforoutput:reg_pc|mem[7]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.941 ns               ;
; N/A                                     ; 12.29 MHz ( period = 81.386 ns )                    ; registerforoutput:reg_mar|mem[6] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.318 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.319 ns )                    ; register:reg_ans|mem[5]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.908 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.319 ns )                    ; in_keyboard[0]                   ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.591 ns               ;
; N/A                                     ; 12.30 MHz ( period = 81.278 ns )                    ; registerforoutput:reg_mar|mem[7] ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 82.210 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.264 ns )                    ; register:reg_ans|mem[6]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.853 ns               ;
; N/A                                     ; 12.31 MHz ( period = 81.235 ns )                    ; register:reg_r1|mem[2]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.257 ns               ;
; N/A                                     ; 12.33 MHz ( period = 81.091 ns )                    ; register:reg_r1|mem[1]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.636 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.033 ns )                    ; register:reg_r0|mem[1]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.622 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.028 ns )                    ; register:reg_ans|mem[0]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.617 ns               ;
; N/A                                     ; 12.34 MHz ( period = 81.005 ns )                    ; in_keyboard[2]                   ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 80.939 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.989 ns )                    ; registerforoutput:reg_ir|mem[7]  ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.265 ns               ;
; N/A                                     ; 12.35 MHz ( period = 80.982 ns )                    ; register:reg_ans|mem[3]          ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.571 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.923 ns )                    ; register:reg_r1|mem[3]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.468 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.901 ns )                    ; in_keyboard[1]                   ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 80.835 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.896 ns )                    ; register:reg_r0|mem[4]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.485 ns               ;
; N/A                                     ; 12.36 MHz ( period = 80.874 ns )                    ; register:reg_r0|mem[2]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.463 ns               ;
; N/A                                     ; 12.37 MHz ( period = 80.849 ns )                    ; in_keyboard[6]                   ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.092 ns               ;
; N/A                                     ; 12.37 MHz ( period = 80.833 ns )                    ; in_keyboard[3]                   ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 80.767 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.796 ns )                    ; register:reg_r0|mem[7]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 80.555 ns               ;
; N/A                                     ; 12.38 MHz ( period = 80.746 ns )                    ; register:reg_r1|mem[4]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 80.768 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.730 ns )                    ; register:reg_r1|mem[5]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 80.752 ns               ;
; N/A                                     ; 12.39 MHz ( period = 80.699 ns )                    ; register:reg_r0|mem[6]           ; register:reg_ans|mem[7] ; in_clk     ; in_clk   ; None                        ; None                      ; 81.288 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'rst'                                                                                                                                                                         ;
+-------+----------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 15.78 MHz ( period = 63.371 ns ) ; w_alu:alu|mem[0] ; w_alu:alu|mem[2] ; rst        ; rst      ; None                        ; None                      ; 65.610 ns               ;
; N/A   ; 16.00 MHz ( period = 62.500 ns ) ; w_alu:alu|mem[0] ; w_alu:alu|mem[4] ; rst        ; rst      ; None                        ; None                      ; 64.986 ns               ;
; N/A   ; 16.01 MHz ( period = 62.473 ns ) ; w_alu:alu|mem[0] ; w_alu:alu|mem[3] ; rst        ; rst      ; None                        ; None                      ; 64.981 ns               ;
; N/A   ; 135.14 MHz ( period = 7.400 ns ) ; w_alu:alu|mem[0] ; w_alu:alu|mem[0] ; rst        ; rst      ; None                        ; None                      ; 6.195 ns                ;
+-------+----------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_rom[22]'                                                                                                                                                                      ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From               ; To               ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 14.48 MHz ( period = 69.054 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[2] ; in_rom[22] ; in_rom[22] ; None                        ; None                      ; 65.610 ns               ;
; N/A   ; 14.69 MHz ( period = 68.088 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[22] ; in_rom[22] ; None                        ; None                      ; 64.986 ns               ;
; N/A   ; 14.69 MHz ( period = 68.063 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[22] ; in_rom[22] ; None                        ; None                      ; 64.981 ns               ;
; N/A   ; 135.14 MHz ( period = 7.400 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[0] ; in_rom[22] ; in_rom[22] ; None                        ; None                      ; 6.195 ns                ;
; N/A   ; 257.14 MHz ( period = 3.889 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[22] ; in_rom[22] ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; 265.25 MHz ( period = 3.770 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[22] ; in_rom[22] ; None                        ; None                      ; 1.225 ns                ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_rom_efficient'                                                                                                                                                                            ;
+-------+----------------------------------+--------------------+------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From               ; To               ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------+------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 14.49 MHz ( period = 69.013 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[2] ; in_rom_efficient ; in_rom_efficient ; None                        ; None                      ; 65.610 ns               ;
; N/A   ; 14.59 MHz ( period = 68.520 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom_efficient ; in_rom_efficient ; None                        ; None                      ; 64.986 ns               ;
; N/A   ; 14.60 MHz ( period = 68.495 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom_efficient ; in_rom_efficient ; None                        ; None                      ; 64.981 ns               ;
; N/A   ; 129.35 MHz ( period = 7.731 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[0] ; in_rom_efficient ; in_rom_efficient ; None                        ; None                      ; 6.195 ns                ;
; N/A   ; 242.19 MHz ( period = 4.129 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom_efficient ; in_rom_efficient ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; 249.38 MHz ( period = 4.010 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom_efficient ; in_rom_efficient ; None                        ; None                      ; 1.225 ns                ;
+-------+----------------------------------+--------------------+------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_rom[23]'                                                                                                                                                                      ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From               ; To               ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 14.57 MHz ( period = 68.617 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[2] ; in_rom[23] ; in_rom[23] ; None                        ; None                      ; 65.610 ns               ;
; N/A   ; 14.89 MHz ( period = 67.151 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[23] ; in_rom[23] ; None                        ; None                      ; 64.986 ns               ;
; N/A   ; 14.90 MHz ( period = 67.126 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[23] ; in_rom[23] ; None                        ; None                      ; 64.981 ns               ;
; N/A   ; 135.14 MHz ( period = 7.400 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[0] ; in_rom[23] ; in_rom[23] ; None                        ; None                      ; 6.195 ns                ;
; N/A   ; 329.38 MHz ( period = 3.036 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[23] ; in_rom[23] ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; 342.82 MHz ( period = 2.917 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[23] ; in_rom[23] ; None                        ; None                      ; 1.225 ns                ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_rom[21]'                                                                                                                                                                      ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From               ; To               ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 14.54 MHz ( period = 68.757 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[2] ; in_rom[21] ; in_rom[21] ; None                        ; None                      ; 65.610 ns               ;
; N/A   ; 14.66 MHz ( period = 68.230 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[21] ; in_rom[21] ; None                        ; None                      ; 64.986 ns               ;
; N/A   ; 14.66 MHz ( period = 68.205 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[21] ; in_rom[21] ; None                        ; None                      ; 64.981 ns               ;
; N/A   ; 135.14 MHz ( period = 7.400 ns ) ; w_alu:alu|mem[0]   ; w_alu:alu|mem[0] ; in_rom[21] ; in_rom[21] ; None                        ; None                      ; 6.195 ns                ;
; N/A   ; 281.93 MHz ( period = 3.547 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[21] ; in_rom[21] ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[21] ; in_rom[21] ; None                        ; None                      ; 1.225 ns                ;
+-------+----------------------------------+--------------------+------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_rom[6]'                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 14.88 MHz ( period = 67.189 ns )               ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[6]  ; in_rom[6] ; None                        ; None                      ; 64.986 ns               ;
; N/A   ; 14.89 MHz ( period = 67.164 ns )               ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[6]  ; in_rom[6] ; None                        ; None                      ; 64.981 ns               ;
; N/A   ; 135.14 MHz ( period = 7.400 ns )               ; w_alu:alu|mem[0]   ; w_alu:alu|mem[0] ; in_rom[6]  ; in_rom[6] ; None                        ; None                      ; 6.195 ns                ;
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[6]  ; in_rom[6] ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[6]  ; in_rom[6] ; None                        ; None                      ; 1.225 ns                ;
+-------+------------------------------------------------+--------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'in_rom[7]'                                                                                                                                                                                    ;
+-------+------------------------------------------------+--------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To               ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 389.11 MHz ( period = 2.570 ns )               ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[7]  ; in_rom[7] ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[7]  ; in_rom[7] ; None                        ; None                      ; 1.225 ns                ;
+-------+------------------------------------------------+--------------------+------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'run'                                                                                                                                                                                                                              ;
+------------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[7]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 5.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[7]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[6]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 6.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[6]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 6.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[2]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[2]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[7]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 6.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[7]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 6.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[3]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[3]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[7]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[7]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[5]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[5]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[4]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 6.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[4]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 6.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[7]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 6.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[7]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 6.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[4]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 6.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[4]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 6.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[4]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[4]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[1]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[1]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[2]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[2]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[4]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[4]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[0]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[0]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[2]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[2]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[1]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[1]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[7]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[7]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[1]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[7]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[1]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[7]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[2]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[2]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[1]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[1]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[4]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[4]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[7]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[3]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[7]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[3]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[0]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[0]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[3]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[3]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[7]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 7.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[7]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 7.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[4]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[4]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[3]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[3]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[2]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[2]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[4]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[4]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[4]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[4]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[1]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[1]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[1]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[1]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[5]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[1]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[5]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[1]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[1]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[1]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[3]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[3]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[5]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[5]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[2]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[2]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[6]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[6]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[0]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[3]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[0]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[3]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[3]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[3]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[6]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[2]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 8.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[6]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[2]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 8.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[2]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[2]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[3]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[3]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[6]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[6]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[0]                                      ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[0]                                      ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[5]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[5]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[6]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[6]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[6]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.408 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[6]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.413 ns                ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[0]                              ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.132 ns                ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[0]                              ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.137 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[0]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.156 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[0]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.161 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[0]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.184 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[0]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.189 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[6]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.243 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[6]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.248 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[6]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[5]                             ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.334 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[6]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[5]                             ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.339 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.271 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.276 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[5]                    ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.955 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[5]                    ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.960 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[5]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 9.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[5]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 9.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[5]                     ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.205 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[5]                     ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.210 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[0]                       ; w_alu:alu|mem[3]                 ; run        ; run      ; None                       ; None                       ; 10.804 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[0]                       ; w_alu:alu|mem[4]                 ; run        ; run      ; None                       ; None                       ; 10.809 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[6] ; run        ; run      ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[0] ; run        ; run      ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[0] ; run        ; run      ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[0] ; run        ; run      ; None                       ; None                       ; 3.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 3.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[0] ; run        ; run      ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 3.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 4.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 4.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 4.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 4.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 4.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 4.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 4.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[0] ; run        ; run      ; None                       ; None                       ; 4.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[6] ; run        ; run      ; None                       ; None                       ; 4.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[0] ; run        ; run      ; None                       ; None                       ; 4.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 4.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 4.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[6] ; run        ; run      ; None                       ; None                       ; 4.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 5.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 5.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 5.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 5.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[2] ; run        ; run      ; None                       ; None                       ; 5.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[7] ; run        ; run      ; None                       ; None                       ; 5.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[6] ; run        ; run      ; None                       ; None                       ; 5.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[1] ; run        ; run      ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 5.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[6] ; run        ; run      ; None                       ; None                       ; 5.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 5.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 5.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[3] ; run        ; run      ; None                       ; None                       ; 5.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 5.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 5.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 5.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 6.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 6.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 6.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[6] ; run        ; run      ; None                       ; None                       ; 6.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 6.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[4] ; run        ; run      ; None                       ; None                       ; 6.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 6.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[5] ; run        ; run      ; None                       ; None                       ; 6.925 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_clk'                                                                                                                                                                                                                           ;
+------------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[7]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 5.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[7]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[6]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[6]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[2]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[2]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[7]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[7]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[3]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[3]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[7]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[7]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[5]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[5]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[4]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[4]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[7]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[7]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[4]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[4]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 6.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[4]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[4]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[1]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[1]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[2]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[2]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[4]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[4]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[0]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_add|mem[0]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[2]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[2]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[1]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[1]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[7]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[7]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[1]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[7]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[1]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[7]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[2]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[2]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[1]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[1]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[4]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[4]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[7]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[3]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[7]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[3]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[0]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[0]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[3]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[3]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[7]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[7]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 7.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[4]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[4]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[3]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[3]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[2]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[2]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[4]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[4]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[4]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[4]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[1]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[1]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[1]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[1]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[5]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[1]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[5]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[1]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[1]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[1]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[3]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[3]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[5]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[5]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[2]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[2]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[6]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[6]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[0]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[3]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[0]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[3]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[3]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[3]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[6]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[2]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[6]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[2]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 8.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[2]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[2]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[3]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[3]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[6]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[6]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[0]                                      ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; in_keyboard[0]                                      ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[5]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_r1|mem[5]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[6]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[6]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[6]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.408 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[6]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.413 ns                ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[0]                              ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.132 ns                ;
; Not operational: Clock Skew > Data Delay ; register:reg_r0|mem[0]                              ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.137 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[0]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.156 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[0]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.161 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[0]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.184 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[0]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.189 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[6]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.243 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[6]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.248 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[6]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[5]                             ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.334 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[6]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:reg_ans|mem[5]                             ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.339 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.271 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.276 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[5]                    ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.955 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_mar|mem[5]                    ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.960 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[5]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[5]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 9.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[5]                     ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.205 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_pc|mem[5]                     ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.210 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[0]                       ; w_alu:alu|mem[3]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.804 ns                ;
; Not operational: Clock Skew > Data Delay ; registerformdr:reg_mdr|mem[0]                       ; w_alu:alu|mem[4]                 ; in_clk     ; in_clk   ; None                       ; None                       ; 10.809 ns                ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[6] ; in_clk     ; in_clk   ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[0] ; in_clk     ; in_clk   ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[0] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[0] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[0] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[0] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[6] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[0] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[6] ; in_clk     ; in_clk   ; None                       ; None                       ; 4.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[2] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[7] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[6] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[1] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[6] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[6]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[3] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[5]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 5.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[3]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[0]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[2]                     ; w_uPC:upc|decode_7:decode|out[6] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[7]                     ; w_uPC:upc|decode_7:decode|out[4] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[4]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; registerforoutput:reg_ir|mem[1]                     ; w_uPC:upc|decode_7:decode|out[5] ; in_clk     ; in_clk   ; None                       ; None                       ; 6.925 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                  ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'rst'                                                                                                                                                                           ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From             ; To               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0] ; w_alu:alu|mem[3] ; rst        ; rst      ; None                       ; None                       ; 10.167 ns                ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0] ; w_alu:alu|mem[4] ; rst        ; rst      ; None                       ; None                       ; 10.172 ns                ;
+------------------------------------------+------------------+------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_rom[22]'                                                                                                                                                                        ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To               ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[22] ; in_rom[22] ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[22] ; in_rom[22] ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[22] ; in_rom[22] ; None                       ; None                       ; 10.167 ns                ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[22] ; in_rom[22] ; None                       ; None                       ; 10.172 ns                ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_rom_efficient'                                                                                                                                                                              ;
+------------------------------------------+--------------------+------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To               ; From Clock       ; To Clock         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom_efficient ; in_rom_efficient ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom_efficient ; in_rom_efficient ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom_efficient ; in_rom_efficient ; None                       ; None                       ; 10.167 ns                ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom_efficient ; in_rom_efficient ; None                       ; None                       ; 10.172 ns                ;
+------------------------------------------+--------------------+------------------+------------------+------------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_rom[23]'                                                                                                                                                                        ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To               ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[23] ; in_rom[23] ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[23] ; in_rom[23] ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[23] ; in_rom[23] ; None                       ; None                       ; 10.167 ns                ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[23] ; in_rom[23] ; None                       ; None                       ; 10.172 ns                ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_rom[21]'                                                                                                                                                                        ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To               ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[21] ; in_rom[21] ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[21] ; in_rom[21] ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[21] ; in_rom[21] ; None                       ; None                       ; 10.167 ns                ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[21] ; in_rom[21] ; None                       ; None                       ; 10.172 ns                ;
+------------------------------------------+--------------------+------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_rom[6]'                                                                                                                                                                        ;
+------------------------------------------+--------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To               ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[6]  ; in_rom[6] ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[6]  ; in_rom[6] ; None                       ; None                       ; 1.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[3] ; in_rom[6]  ; in_rom[6] ; None                       ; None                       ; 10.167 ns                ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|mem[0]   ; w_alu:alu|mem[4] ; in_rom[6]  ; in_rom[6] ; None                       ; None                       ; 10.172 ns                ;
+------------------------------------------+--------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'in_rom[7]'                                                                                                                                                                        ;
+------------------------------------------+--------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To               ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[3] ; in_rom[7]  ; in_rom[7] ; None                       ; None                       ; 1.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; w_alu:alu|cout_add ; w_alu:alu|mem[4] ; in_rom[7]  ; in_rom[7] ; None                       ; None                       ; 1.324 ns                 ;
+------------------------------------------+--------------------+------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+-------------------------+------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From             ; To                      ; To Clock         ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+-------------------------+------------------+
; N/A                                     ; None                                                ; 87.448 ns  ; in_rom[11]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 87.411 ns  ; in_rom[19]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 87.375 ns  ; in_rom[11]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 87.357 ns  ; in_rom_efficient ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 87.338 ns  ; in_rom[19]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 87.284 ns  ; in_rom_efficient ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 87.142 ns  ; in_rom[13]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 87.069 ns  ; in_rom[13]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 87.034 ns  ; in_rom[15]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 87.018 ns  ; in_rom[11]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 86.981 ns  ; in_rom[19]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 86.961 ns  ; in_rom[15]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.955 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.931 ns  ; in_rom[11]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.930 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.927 ns  ; in_rom_efficient ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 86.918 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.894 ns  ; in_rom[19]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.893 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.864 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.840 ns  ; in_rom_efficient ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.839 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.712 ns  ; in_rom[13]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 86.649 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.625 ns  ; in_rom[13]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.624 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.604 ns  ; in_rom[15]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 86.541 ns  ; in_rom[15]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.517 ns  ; in_rom[15]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.516 ns  ; in_rom[15]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 86.409 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.404 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.384 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.379 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.372 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.367 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.347 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.342 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.318 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.313 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.293 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.288 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.103 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.098 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.078 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 86.073 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 86.016 ns  ; in_rom[16]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.995 ns  ; in_rom[15]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 85.990 ns  ; in_rom[15]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 85.970 ns  ; in_rom[15]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 85.965 ns  ; in_rom[15]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 85.943 ns  ; in_rom[16]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 85.850 ns  ; in_rom[18]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.777 ns  ; in_rom[18]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 85.586 ns  ; in_rom[16]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.552 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.527 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.523 ns  ; in_rom[16]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.515 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.499 ns  ; in_rom[16]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 85.498 ns  ; in_rom[16]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.490 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.461 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.436 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.420 ns  ; in_rom[18]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.357 ns  ; in_rom[18]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.336 ns  ; in_rom[14]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.333 ns  ; in_rom[18]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 85.332 ns  ; in_rom[18]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.317 ns  ; in_rom[20]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.263 ns  ; in_rom[14]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 85.246 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.244 ns  ; in_rom[20]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 85.221 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.138 ns  ; in_rom[15]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 85.113 ns  ; in_rom[15]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 84.977 ns  ; in_rom[16]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.972 ns  ; in_rom[16]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.952 ns  ; in_rom[16]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.947 ns  ; in_rom[16]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.940 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.915 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.906 ns  ; in_rom[14]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 84.903 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.887 ns  ; in_rom[20]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 84.878 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.867 ns  ; in_rom[11]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 84.849 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.843 ns  ; in_rom[14]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 84.830 ns  ; in_rom[19]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 84.824 ns  ; in_rom[20]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 84.824 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.819 ns  ; in_rom[14]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.818 ns  ; in_rom[14]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 84.811 ns  ; in_rom[18]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.806 ns  ; in_rom[18]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.800 ns  ; in_rom[20]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.799 ns  ; in_rom[20]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 84.786 ns  ; in_rom[18]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.781 ns  ; in_rom[18]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.776 ns  ; in_rom_efficient ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 84.727 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.702 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.690 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.665 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.636 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.634 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.611 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.609 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.561 ns  ; in_rom[13]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 84.526 ns  ; in_rom[15]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.501 ns  ; in_rom[15]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 84.453 ns  ; in_rom[15]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 84.421 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.396 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.383 ns  ; in_rom[11]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 84.353 ns  ; in_rom[10]       ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 84.346 ns  ; in_rom[19]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 84.313 ns  ; in_rom[15]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.297 ns  ; in_rom[14]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.292 ns  ; in_rom[14]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.292 ns  ; in_rom_efficient ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 84.288 ns  ; in_rom[15]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 84.280 ns  ; in_rom[10]       ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.278 ns  ; in_rom[20]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.273 ns  ; in_rom[20]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.272 ns  ; in_rom[14]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.267 ns  ; in_rom[14]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.253 ns  ; in_rom[20]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.248 ns  ; in_rom[20]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 84.247 ns  ; in_rom[9]        ; w_alu:alu|mem[2]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 84.174 ns  ; in_rom[9]        ; w_alu:alu|mem[2]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 84.120 ns  ; in_rom[16]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 84.095 ns  ; in_rom[16]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 84.077 ns  ; in_rom[13]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 83.969 ns  ; in_rom[15]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 83.954 ns  ; in_rom[18]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.929 ns  ; in_rom[18]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.923 ns  ; in_rom[10]       ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.860 ns  ; in_rom[10]       ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.836 ns  ; in_rom[10]       ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 83.835 ns  ; in_rom[10]       ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.817 ns  ; in_rom[9]        ; w_alu:alu|mem[2]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.754 ns  ; in_rom[9]        ; w_alu:alu|mem[4]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.730 ns  ; in_rom[9]        ; w_alu:alu|mem[2]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 83.729 ns  ; in_rom[9]        ; w_alu:alu|mem[3]        ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.508 ns  ; in_rom[16]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 83.483 ns  ; in_rom[16]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 83.440 ns  ; in_rom[14]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.435 ns  ; in_rom[16]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 83.421 ns  ; in_rom[20]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.415 ns  ; in_rom[14]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.396 ns  ; in_rom[20]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 83.342 ns  ; in_rom[18]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 83.317 ns  ; in_rom[18]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 83.314 ns  ; in_rom[10]       ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 83.309 ns  ; in_rom[10]       ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 83.295 ns  ; in_rom[16]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 83.289 ns  ; in_rom[10]       ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 83.284 ns  ; in_rom[10]       ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 83.270 ns  ; in_rom[16]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 83.269 ns  ; in_rom[18]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 83.208 ns  ; in_rom[9]        ; w_alu:alu|mem[4]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 83.203 ns  ; in_rom[9]        ; w_alu:alu|mem[4]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 83.183 ns  ; in_rom[9]        ; w_alu:alu|mem[3]        ; in_rom[22]       ;
; N/A                                     ; None                                                ; 83.178 ns  ; in_rom[9]        ; w_alu:alu|mem[3]        ; in_rom[21]       ;
; N/A                                     ; None                                                ; 83.129 ns  ; in_rom[18]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 83.116 ns  ; in_rom[11]       ; w_alu:alu|mem[2]        ; rst              ;
; N/A                                     ; None                                                ; 83.104 ns  ; in_rom[18]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 83.079 ns  ; in_rom[19]       ; w_alu:alu|mem[2]        ; rst              ;
; N/A                                     ; None                                                ; 83.025 ns  ; in_rom_efficient ; w_alu:alu|mem[2]        ; rst              ;
; N/A                                     ; None                                                ; 82.951 ns  ; in_rom[16]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 82.828 ns  ; in_rom[14]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 82.810 ns  ; in_rom[13]       ; w_alu:alu|mem[2]        ; rst              ;
; N/A                                     ; None                                                ; 82.809 ns  ; in_rom[20]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 82.803 ns  ; in_rom[14]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 82.785 ns  ; in_rom[18]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 82.784 ns  ; in_rom[20]       ; w_alu:alu|mem[3]        ; in_rom[7]        ;
; N/A                                     ; None                                                ; 82.755 ns  ; in_rom[14]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 82.736 ns  ; in_rom[20]       ; register:reg_ans|mem[7] ; in_clk           ;
; N/A                                     ; None                                                ; 82.702 ns  ; in_rom[15]       ; w_alu:alu|mem[2]        ; rst              ;
; N/A                                     ; None                                                ; 82.615 ns  ; in_rom[14]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 82.596 ns  ; in_rom[20]       ; w_alu:alu|mem[4]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 82.590 ns  ; in_rom[14]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 82.571 ns  ; in_rom[20]       ; w_alu:alu|mem[3]        ; in_rom[6]        ;
; N/A                                     ; None                                                ; 82.457 ns  ; in_rom[10]       ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 82.432 ns  ; in_rom[10]       ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 82.351 ns  ; in_rom[9]        ; w_alu:alu|mem[4]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 82.326 ns  ; in_rom[9]        ; w_alu:alu|mem[3]        ; in_rom[23]       ;
; N/A                                     ; None                                                ; 82.271 ns  ; in_rom[14]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 82.252 ns  ; in_rom[20]       ; register:reg_ans|mem[7] ; run              ;
; N/A                                     ; None                                                ; 82.245 ns  ; in_rom[11]       ; w_alu:alu|mem[4]        ; rst              ;
; N/A                                     ; None                                                ; 82.218 ns  ; in_rom[11]       ; w_alu:alu|mem[3]        ; rst              ;
; N/A                                     ; None                                                ; 82.208 ns  ; in_rom[19]       ; w_alu:alu|mem[4]        ; rst              ;
; N/A                                     ; None                                                ; 82.181 ns  ; in_rom[19]       ; w_alu:alu|mem[3]        ; rst              ;
; N/A                                     ; None                                                ; 82.154 ns  ; in_rom_efficient ; w_alu:alu|mem[4]        ; rst              ;
; N/A                                     ; None                                                ; 82.127 ns  ; in_rom_efficient ; w_alu:alu|mem[3]        ; rst              ;
; N/A                                     ; None                                                ; 81.939 ns  ; in_rom[13]       ; w_alu:alu|mem[4]        ; rst              ;
; N/A                                     ; None                                                ; 81.912 ns  ; in_rom[13]       ; w_alu:alu|mem[3]        ; rst              ;
; N/A                                     ; None                                                ; 81.845 ns  ; in_rom[10]       ; w_alu:alu|mem[4]        ; in_rom[7]        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                  ;                         ;                  ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------+-------------------------+------------------+


+-------------------------------------------------------------------------------------------------------+
; tco                                                                                                   ;
+-------+--------------+------------+----------------------------------+-------------+------------------+
; Slack ; Required tco ; Actual tco ; From                             ; To          ; From Clock       ;
+-------+--------------+------------+----------------------------------+-------------+------------------+
; N/A   ; None         ; 95.181 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[11]       ;
; N/A   ; None         ; 95.144 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[19]       ;
; N/A   ; None         ; 95.090 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom_efficient ;
; N/A   ; None         ; 94.990 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[11]       ;
; N/A   ; None         ; 94.953 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[19]       ;
; N/A   ; None         ; 94.899 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom_efficient ;
; N/A   ; None         ; 94.875 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[13]       ;
; N/A   ; None         ; 94.767 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[15]       ;
; N/A   ; None         ; 94.684 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[13]       ;
; N/A   ; None         ; 94.576 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[15]       ;
; N/A   ; None         ; 93.749 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[16]       ;
; N/A   ; None         ; 93.583 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[18]       ;
; N/A   ; None         ; 93.558 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[16]       ;
; N/A   ; None         ; 93.392 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[18]       ;
; N/A   ; None         ; 93.375 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; run              ;
; N/A   ; None         ; 93.184 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; run              ;
; N/A   ; None         ; 93.069 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[14]       ;
; N/A   ; None         ; 93.050 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[20]       ;
; N/A   ; None         ; 92.891 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_clk           ;
; N/A   ; None         ; 92.878 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[14]       ;
; N/A   ; None         ; 92.859 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[20]       ;
; N/A   ; None         ; 92.700 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_clk           ;
; N/A   ; None         ; 92.086 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[10]       ;
; N/A   ; None         ; 91.980 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[9]        ;
; N/A   ; None         ; 91.895 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[10]       ;
; N/A   ; None         ; 91.789 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[9]        ;
; N/A   ; None         ; 77.643 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[6]        ;
; N/A   ; None         ; 77.452 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[6]        ;
; N/A   ; None         ; 77.007 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[21]       ;
; N/A   ; None         ; 76.860 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[22]       ;
; N/A   ; None         ; 76.816 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[21]       ;
; N/A   ; None         ; 76.780 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[23]       ;
; N/A   ; None         ; 76.669 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[22]       ;
; N/A   ; None         ; 76.589 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[23]       ;
; N/A   ; None         ; 75.436 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; rst              ;
; N/A   ; None         ; 75.245 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; rst              ;
; N/A   ; None         ; 71.931 ns  ; w_alu:alu|mem[4]                 ; led[4]      ; in_rom[7]        ;
; N/A   ; None         ; 71.740 ns  ; w_alu:alu|mem[3]                 ; led[3]      ; in_rom[7]        ;
; N/A   ; None         ; 13.049 ns  ; w_alu:alu|mem[2]                 ; led[2]      ; rst              ;
; N/A   ; None         ; 12.946 ns  ; led_reg[1]                       ; led[17]     ; run              ;
; N/A   ; None         ; 12.891 ns  ; registerforoutput:reg_pc|mem[3]  ; addr_ram[3] ; run              ;
; N/A   ; None         ; 12.801 ns  ; registerforoutput:reg_pc|mem[1]  ; addr_ram[1] ; run              ;
; N/A   ; None         ; 12.688 ns  ; w_uPC:upc|value[2]               ; led[26]     ; run              ;
; N/A   ; None         ; 12.680 ns  ; registerforoutput:reg_pc|mem[6]  ; addr_ram[6] ; run              ;
; N/A   ; None         ; 12.462 ns  ; led_reg[1]                       ; led[17]     ; in_clk           ;
; N/A   ; None         ; 12.430 ns  ; w_uPC:upc|value[5]               ; addr_rom[5] ; run              ;
; N/A   ; None         ; 12.407 ns  ; registerforoutput:reg_pc|mem[3]  ; addr_ram[3] ; in_clk           ;
; N/A   ; None         ; 12.386 ns  ; w_uPC:upc|value[6]               ; addr_rom[6] ; run              ;
; N/A   ; None         ; 12.356 ns  ; w_uPC:upc|value[7]               ; addr_rom[7] ; run              ;
; N/A   ; None         ; 12.335 ns  ; led_reg[0]                       ; led[16]     ; run              ;
; N/A   ; None         ; 12.317 ns  ; registerforoutput:reg_pc|mem[1]  ; addr_ram[1] ; in_clk           ;
; N/A   ; None         ; 12.312 ns  ; w_uPC:upc|value[4]               ; addr_rom[4] ; run              ;
; N/A   ; None         ; 12.291 ns  ; w_uPC:upc|value[0]               ; led[24]     ; run              ;
; N/A   ; None         ; 12.284 ns  ; registerforoutput:reg_pc|mem[2]  ; addr_ram[2] ; run              ;
; N/A   ; None         ; 12.241 ns  ; led_reg[4]                       ; led[20]     ; run              ;
; N/A   ; None         ; 12.228 ns  ; led_reg[2]                       ; led[18]     ; run              ;
; N/A   ; None         ; 12.204 ns  ; w_uPC:upc|value[2]               ; led[26]     ; in_clk           ;
; N/A   ; None         ; 12.196 ns  ; registerforoutput:reg_pc|mem[6]  ; addr_ram[6] ; in_clk           ;
; N/A   ; None         ; 12.160 ns  ; w_uPC:upc|value[3]               ; addr_rom[3] ; run              ;
; N/A   ; None         ; 12.144 ns  ; led_reg[7]                       ; led[23]     ; run              ;
; N/A   ; None         ; 12.112 ns  ; w_uPC:upc|value[1]               ; led[25]     ; run              ;
; N/A   ; None         ; 12.088 ns  ; led_reg[5]                       ; led[21]     ; run              ;
; N/A   ; None         ; 11.983 ns  ; led_reg[3]                       ; led[19]     ; run              ;
; N/A   ; None         ; 11.946 ns  ; w_uPC:upc|value[5]               ; addr_rom[5] ; in_clk           ;
; N/A   ; None         ; 11.932 ns  ; w_alu:alu|mem[0]                 ; led[0]      ; in_rom[6]        ;
; N/A   ; None         ; 11.902 ns  ; w_uPC:upc|value[6]               ; addr_rom[6] ; in_clk           ;
; N/A   ; None         ; 11.872 ns  ; w_uPC:upc|value[7]               ; addr_rom[7] ; in_clk           ;
; N/A   ; None         ; 11.851 ns  ; led_reg[0]                       ; led[16]     ; in_clk           ;
; N/A   ; None         ; 11.846 ns  ; registerforoutput:reg_pc|mem[5]  ; addr_ram[5] ; run              ;
; N/A   ; None         ; 11.828 ns  ; w_uPC:upc|value[4]               ; addr_rom[4] ; in_clk           ;
; N/A   ; None         ; 11.822 ns  ; registerforoutput:reg_pc|mem[0]  ; addr_ram[0] ; run              ;
; N/A   ; None         ; 11.807 ns  ; w_uPC:upc|value[0]               ; led[24]     ; in_clk           ;
; N/A   ; None         ; 11.800 ns  ; registerforoutput:reg_pc|mem[2]  ; addr_ram[2] ; in_clk           ;
; N/A   ; None         ; 11.792 ns  ; registerforoutput:reg_pc|mem[7]  ; addr_ram[7] ; run              ;
; N/A   ; None         ; 11.757 ns  ; led_reg[4]                       ; led[20]     ; in_clk           ;
; N/A   ; None         ; 11.744 ns  ; led_reg[2]                       ; led[18]     ; in_clk           ;
; N/A   ; None         ; 11.676 ns  ; w_uPC:upc|value[3]               ; addr_rom[3] ; in_clk           ;
; N/A   ; None         ; 11.660 ns  ; led_reg[7]                       ; led[23]     ; in_clk           ;
; N/A   ; None         ; 11.634 ns  ; led_reg[6]                       ; led[22]     ; run              ;
; N/A   ; None         ; 11.628 ns  ; w_uPC:upc|value[1]               ; led[25]     ; in_clk           ;
; N/A   ; None         ; 11.604 ns  ; led_reg[5]                       ; led[21]     ; in_clk           ;
; N/A   ; None         ; 11.569 ns  ; registerformdr:reg_mdr|mem[5]    ; led[37]     ; run              ;
; N/A   ; None         ; 11.499 ns  ; led_reg[3]                       ; led[19]     ; in_clk           ;
; N/A   ; None         ; 11.497 ns  ; registerforoutput:reg_pc|mem[4]  ; addr_ram[4] ; run              ;
; N/A   ; None         ; 11.471 ns  ; w_uPC:upc|value[6]               ; led[30]     ; run              ;
; N/A   ; None         ; 11.437 ns  ; w_uPC:upc|value[5]               ; led[29]     ; run              ;
; N/A   ; None         ; 11.434 ns  ; w_uPC:upc|value[4]               ; led[28]     ; run              ;
; N/A   ; None         ; 11.423 ns  ; w_uPC:upc|value[7]               ; led[31]     ; run              ;
; N/A   ; None         ; 11.407 ns  ; w_uPC:upc|value[3]               ; led[27]     ; run              ;
; N/A   ; None         ; 11.362 ns  ; registerforoutput:reg_pc|mem[5]  ; addr_ram[5] ; in_clk           ;
; N/A   ; None         ; 11.338 ns  ; registerforoutput:reg_pc|mem[0]  ; addr_ram[0] ; in_clk           ;
; N/A   ; None         ; 11.328 ns  ; w_uPC:upc|value[2]               ; addr_rom[2] ; run              ;
; N/A   ; None         ; 11.308 ns  ; registerforoutput:reg_pc|mem[7]  ; addr_ram[7] ; in_clk           ;
; N/A   ; None         ; 11.296 ns  ; w_alu:alu|mem[0]                 ; led[0]      ; in_rom[21]       ;
; N/A   ; None         ; 11.264 ns  ; registerformdr:reg_mdr|mem[2]    ; led[34]     ; run              ;
; N/A   ; None         ; 11.213 ns  ; registerforoutput:reg_pc|mem[1]  ; led[9]      ; run              ;
; N/A   ; None         ; 11.193 ns  ; w_uPC:upc|value[1]               ; addr_rom[1] ; run              ;
; N/A   ; None         ; 11.188 ns  ; w_uPC:upc|value[0]               ; addr_rom[0] ; run              ;
; N/A   ; None         ; 11.150 ns  ; led_reg[6]                       ; led[22]     ; in_clk           ;
; N/A   ; None         ; 11.149 ns  ; w_alu:alu|mem[0]                 ; led[0]      ; in_rom[22]       ;
; N/A   ; None         ; 11.085 ns  ; registerformdr:reg_mdr|mem[5]    ; led[37]     ; in_clk           ;
; N/A   ; None         ; 11.069 ns  ; w_alu:alu|mem[0]                 ; led[0]      ; in_rom[23]       ;
; N/A   ; None         ; 11.035 ns  ; w_alu:alu|mem[0]                 ; led[0]      ; in_rom_efficient ;
; N/A   ; None         ; 11.013 ns  ; registerforoutput:reg_pc|mem[4]  ; addr_ram[4] ; in_clk           ;
; N/A   ; None         ; 10.987 ns  ; w_uPC:upc|value[6]               ; led[30]     ; in_clk           ;
; N/A   ; None         ; 10.953 ns  ; w_uPC:upc|value[5]               ; led[29]     ; in_clk           ;
; N/A   ; None         ; 10.950 ns  ; w_uPC:upc|value[4]               ; led[28]     ; in_clk           ;
; N/A   ; None         ; 10.939 ns  ; w_uPC:upc|value[7]               ; led[31]     ; in_clk           ;
; N/A   ; None         ; 10.923 ns  ; w_uPC:upc|value[3]               ; led[27]     ; in_clk           ;
; N/A   ; None         ; 10.844 ns  ; w_uPC:upc|value[2]               ; addr_rom[2] ; in_clk           ;
; N/A   ; None         ; 10.789 ns  ; registerformdr:reg_mdr|mem[7]    ; led[39]     ; run              ;
; N/A   ; None         ; 10.780 ns  ; registerformdr:reg_mdr|mem[2]    ; led[34]     ; in_clk           ;
; N/A   ; None         ; 10.729 ns  ; registerforoutput:reg_pc|mem[1]  ; led[9]      ; in_clk           ;
; N/A   ; None         ; 10.709 ns  ; w_uPC:upc|value[1]               ; addr_rom[1] ; in_clk           ;
; N/A   ; None         ; 10.704 ns  ; w_uPC:upc|value[0]               ; addr_rom[0] ; in_clk           ;
; N/A   ; None         ; 10.685 ns  ; registerformdr:reg_mdr|mem[4]    ; led[36]     ; run              ;
; N/A   ; None         ; 10.676 ns  ; registerforoutput:reg_mar|mem[0] ; addr_ram[0] ; run              ;
; N/A   ; None         ; 10.593 ns  ; registerformdr:reg_mdr|mem[5]    ; dataram[5]  ; run              ;
; N/A   ; None         ; 10.562 ns  ; registerformdr:reg_mdr|mem[6]    ; led[38]     ; run              ;
; N/A   ; None         ; 10.437 ns  ; registerforoutput:reg_mar|mem[3] ; addr_ram[3] ; run              ;
; N/A   ; None         ; 10.386 ns  ; registerforoutput:reg_mar|mem[2] ; addr_ram[2] ; run              ;
; N/A   ; None         ; 10.313 ns  ; registerforoutput:reg_pc|mem[0]  ; led[8]      ; run              ;
; N/A   ; None         ; 10.305 ns  ; registerformdr:reg_mdr|mem[7]    ; led[39]     ; in_clk           ;
; N/A   ; None         ; 10.297 ns  ; registerformdr:reg_mdr|mem[6]    ; dataram[6]  ; run              ;
; N/A   ; None         ; 10.296 ns  ; registerformdr:reg_mdr|mem[4]    ; dataram[4]  ; run              ;
; N/A   ; None         ; 10.289 ns  ; registerforoutput:reg_pc|mem[6]  ; led[14]     ; run              ;
; N/A   ; None         ; 10.261 ns  ; registerforoutput:reg_pc|mem[4]  ; led[12]     ; run              ;
; N/A   ; None         ; 10.201 ns  ; registerformdr:reg_mdr|mem[4]    ; led[36]     ; in_clk           ;
; N/A   ; None         ; 10.192 ns  ; registerforoutput:reg_mar|mem[0] ; addr_ram[0] ; in_clk           ;
; N/A   ; None         ; 10.172 ns  ; registerforoutput:reg_pc|mem[2]  ; led[10]     ; run              ;
; N/A   ; None         ; 10.161 ns  ; registerformdr:reg_mdr|mem[3]    ; led[35]     ; run              ;
; N/A   ; None         ; 10.157 ns  ; registerforoutput:reg_pc|mem[5]  ; led[13]     ; run              ;
; N/A   ; None         ; 10.133 ns  ; registerformdr:reg_mdr|mem[7]    ; dataram[7]  ; run              ;
; N/A   ; None         ; 10.109 ns  ; registerformdr:reg_mdr|mem[5]    ; dataram[5]  ; in_clk           ;
; N/A   ; None         ; 10.078 ns  ; registerformdr:reg_mdr|mem[6]    ; led[38]     ; in_clk           ;
; N/A   ; None         ; 9.986 ns   ; registerformdr:reg_mdr|mem[2]    ; dataram[2]  ; run              ;
; N/A   ; None         ; 9.963 ns   ; registerforoutput:reg_mar|mem[1] ; addr_ram[1] ; run              ;
; N/A   ; None         ; 9.962 ns   ; registerforoutput:reg_pc|mem[3]  ; led[11]     ; run              ;
; N/A   ; None         ; 9.953 ns   ; registerforoutput:reg_mar|mem[3] ; addr_ram[3] ; in_clk           ;
; N/A   ; None         ; 9.902 ns   ; registerforoutput:reg_mar|mem[2] ; addr_ram[2] ; in_clk           ;
; N/A   ; None         ; 9.897 ns   ; registerforoutput:reg_mar|mem[5] ; addr_ram[5] ; run              ;
; N/A   ; None         ; 9.829 ns   ; registerforoutput:reg_pc|mem[0]  ; led[8]      ; in_clk           ;
; N/A   ; None         ; 9.813 ns   ; registerformdr:reg_mdr|mem[6]    ; dataram[6]  ; in_clk           ;
; N/A   ; None         ; 9.812 ns   ; registerformdr:reg_mdr|mem[4]    ; dataram[4]  ; in_clk           ;
; N/A   ; None         ; 9.805 ns   ; registerforoutput:reg_pc|mem[6]  ; led[14]     ; in_clk           ;
; N/A   ; None         ; 9.786 ns   ; registerformdr:reg_mdr|mem[3]    ; dataram[3]  ; run              ;
; N/A   ; None         ; 9.777 ns   ; registerforoutput:reg_pc|mem[4]  ; led[12]     ; in_clk           ;
; N/A   ; None         ; 9.758 ns   ; registerforoutput:reg_pc|mem[7]  ; led[15]     ; run              ;
; N/A   ; None         ; 9.725 ns   ; w_alu:alu|mem[0]                 ; led[0]      ; rst              ;
; N/A   ; None         ; 9.688 ns   ; registerforoutput:reg_pc|mem[2]  ; led[10]     ; in_clk           ;
; N/A   ; None         ; 9.677 ns   ; registerformdr:reg_mdr|mem[3]    ; led[35]     ; in_clk           ;
; N/A   ; None         ; 9.673 ns   ; registerforoutput:reg_pc|mem[5]  ; led[13]     ; in_clk           ;
; N/A   ; None         ; 9.662 ns   ; registerforoutput:reg_mar|mem[6] ; addr_ram[6] ; run              ;
; N/A   ; None         ; 9.649 ns   ; registerformdr:reg_mdr|mem[7]    ; dataram[7]  ; in_clk           ;
; N/A   ; None         ; 9.640 ns   ; registerforoutput:reg_mar|mem[4] ; addr_ram[4] ; run              ;
; N/A   ; None         ; 9.549 ns   ; registerformdr:reg_mdr|mem[1]    ; led[33]     ; run              ;
; N/A   ; None         ; 9.502 ns   ; registerformdr:reg_mdr|mem[2]    ; dataram[2]  ; in_clk           ;
; N/A   ; None         ; 9.479 ns   ; registerforoutput:reg_mar|mem[1] ; addr_ram[1] ; in_clk           ;
; N/A   ; None         ; 9.478 ns   ; registerforoutput:reg_pc|mem[3]  ; led[11]     ; in_clk           ;
; N/A   ; None         ; 9.472 ns   ; registerformdr:reg_mdr|mem[1]    ; dataram[1]  ; run              ;
; N/A   ; None         ; 9.463 ns   ; registerformdr:reg_mdr|mem[0]    ; dataram[0]  ; run              ;
; N/A   ; None         ; 9.413 ns   ; registerforoutput:reg_mar|mem[5] ; addr_ram[5] ; in_clk           ;
; N/A   ; None         ; 9.302 ns   ; registerformdr:reg_mdr|mem[3]    ; dataram[3]  ; in_clk           ;
; N/A   ; None         ; 9.274 ns   ; registerforoutput:reg_pc|mem[7]  ; led[15]     ; in_clk           ;
; N/A   ; None         ; 9.234 ns   ; w_alu:alu|mem[2]                 ; led[2]      ; in_rom[21]       ;
; N/A   ; None         ; 9.181 ns   ; registerformdr:reg_mdr|mem[0]    ; led[32]     ; run              ;
; N/A   ; None         ; 9.178 ns   ; registerforoutput:reg_mar|mem[6] ; addr_ram[6] ; in_clk           ;
; N/A   ; None         ; 9.156 ns   ; registerforoutput:reg_mar|mem[4] ; addr_ram[4] ; in_clk           ;
; N/A   ; None         ; 9.147 ns   ; w_alu:alu|mem[2]                 ; led[2]      ; in_rom[23]       ;
; N/A   ; None         ; 9.110 ns   ; registerforoutput:reg_mar|mem[7] ; addr_ram[7] ; run              ;
; N/A   ; None         ; 9.065 ns   ; registerformdr:reg_mdr|mem[1]    ; led[33]     ; in_clk           ;
; N/A   ; None         ; 8.988 ns   ; registerformdr:reg_mdr|mem[1]    ; dataram[1]  ; in_clk           ;
; N/A   ; None         ; 8.979 ns   ; registerformdr:reg_mdr|mem[0]    ; dataram[0]  ; in_clk           ;
; N/A   ; None         ; 8.790 ns   ; w_alu:alu|mem[2]                 ; led[2]      ; in_rom[22]       ;
; N/A   ; None         ; 8.717 ns   ; w_alu:alu|mem[2]                 ; led[2]      ; in_rom_efficient ;
; N/A   ; None         ; 8.697 ns   ; registerformdr:reg_mdr|mem[0]    ; led[32]     ; in_clk           ;
; N/A   ; None         ; 8.626 ns   ; registerforoutput:reg_mar|mem[7] ; addr_ram[7] ; in_clk           ;
+-------+--------------+------------+----------------------------------+-------------+------------------+


+------------------------------------------------------------------------------+
; tpd                                                                          ;
+-------+-------------------+-----------------+------------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From             ; To          ;
+-------+-------------------+-----------------+------------------+-------------+
; N/A   ; None              ; 14.251 ns       ; in_rom[5]        ; addr_ram[3] ;
; N/A   ; None              ; 13.778 ns       ; in_rom[5]        ; addr_ram[1] ;
; N/A   ; None              ; 13.521 ns       ; in_rom[5]        ; addr_ram[0] ;
; N/A   ; None              ; 13.478 ns       ; in_rom[5]        ; addr_ram[6] ;
; N/A   ; None              ; 13.454 ns       ; in_rom[5]        ; addr_ram[4] ;
; N/A   ; None              ; 12.927 ns       ; in_rom[5]        ; addr_ram[7] ;
; N/A   ; None              ; 12.917 ns       ; in_rom[3]        ; rram        ;
; N/A   ; None              ; 12.850 ns       ; in_rom[4]        ; dataram[7]  ;
; N/A   ; None              ; 12.828 ns       ; in_rom[4]        ; dataram[5]  ;
; N/A   ; None              ; 12.828 ns       ; in_rom[4]        ; dataram[6]  ;
; N/A   ; None              ; 12.617 ns       ; in_rom[5]        ; addr_ram[5] ;
; N/A   ; None              ; 12.540 ns       ; in_rom[4]        ; dataram[4]  ;
; N/A   ; None              ; 12.530 ns       ; in_rom[4]        ; dataram[3]  ;
; N/A   ; None              ; 12.417 ns       ; in_rom[5]        ; addr_ram[2] ;
; N/A   ; None              ; 11.860 ns       ; in_rom[4]        ; dataram[1]  ;
; N/A   ; None              ; 11.860 ns       ; in_rom[4]        ; dataram[0]  ;
; N/A   ; None              ; 11.840 ns       ; in_rom[4]        ; dataram[2]  ;
; N/A   ; None              ; 11.675 ns       ; in_rom[4]        ; wram        ;
; N/A   ; None              ; 9.194 ns        ; run              ; out_clk     ;
; N/A   ; None              ; 9.070 ns        ; in_rom_efficient ; dataram[7]  ;
; N/A   ; None              ; 9.048 ns        ; in_rom_efficient ; dataram[5]  ;
; N/A   ; None              ; 9.048 ns        ; in_rom_efficient ; dataram[6]  ;
; N/A   ; None              ; 8.906 ns        ; in_rom_efficient ; addr_ram[3] ;
; N/A   ; None              ; 8.891 ns        ; in_rom_efficient ; rram        ;
; N/A   ; None              ; 8.760 ns        ; in_rom_efficient ; dataram[4]  ;
; N/A   ; None              ; 8.750 ns        ; in_rom_efficient ; dataram[3]  ;
; N/A   ; None              ; 8.710 ns        ; in_clk           ; out_clk     ;
; N/A   ; None              ; 8.342 ns        ; in_rom_efficient ; addr_ram[0] ;
; N/A   ; None              ; 8.135 ns        ; in_rom_efficient ; addr_ram[2] ;
; N/A   ; None              ; 8.080 ns        ; in_rom_efficient ; dataram[1]  ;
; N/A   ; None              ; 8.080 ns        ; in_rom_efficient ; dataram[0]  ;
; N/A   ; None              ; 8.060 ns        ; in_rom_efficient ; dataram[2]  ;
; N/A   ; None              ; 7.968 ns        ; in_rom_efficient ; addr_ram[5] ;
; N/A   ; None              ; 7.895 ns        ; in_rom_efficient ; wram        ;
; N/A   ; None              ; 7.828 ns        ; in_rom_efficient ; addr_ram[1] ;
; N/A   ; None              ; 7.582 ns        ; in_rom_efficient ; addr_ram[7] ;
; N/A   ; None              ; 7.527 ns        ; in_rom_efficient ; addr_ram[6] ;
; N/A   ; None              ; 7.505 ns        ; in_rom_efficient ; addr_ram[4] ;
+-------+-------------------+-----------------+------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+------------------+------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From             ; To               ; To Clock         ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+------------------+------------------+
; N/A                                     ; None                                                ; 85.998 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.988 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.961 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.951 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.907 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.897 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.704 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.698 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.692 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.682 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.667 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.661 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.613 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.607 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.584 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 85.574 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 85.447 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.437 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.410 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.400 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.398 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.392 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.356 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.347 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.346 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.341 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 85.310 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.304 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 85.290 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 85.284 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 85.256 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.250 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 85.141 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.131 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.041 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.035 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 85.033 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 85.023 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 84.933 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 84.927 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 84.566 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 84.556 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 84.400 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 84.390 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 84.272 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 84.266 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 84.192 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; run              ;
; N/A                                     ; None                                                ; 84.182 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; run              ;
; N/A                                     ; None                                                ; 84.106 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 84.100 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 84.015 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 84.005 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 83.983 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 83.973 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 83.946 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 83.936 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 83.915 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 83.909 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 83.898 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; run              ;
; N/A                                     ; None                                                ; 83.892 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.892 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; run              ;
; N/A                                     ; None                                                ; 83.886 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.882 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.876 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.867 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.857 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.849 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 83.839 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 83.770 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 83.760 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 83.749 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 83.743 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 83.733 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 83.723 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 83.708 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_clk           ;
; N/A                                     ; None                                                ; 83.698 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_clk           ;
; N/A                                     ; None                                                ; 83.679 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.677 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 83.669 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 83.667 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 83.641 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; run              ;
; N/A                                     ; None                                                ; 83.631 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; run              ;
; N/A                                     ; None                                                ; 83.592 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.586 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.573 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.569 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 83.567 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.559 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 83.541 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; run              ;
; N/A                                     ; None                                                ; 83.535 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; run              ;
; N/A                                     ; None                                                ; 83.464 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 83.454 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 83.414 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_clk           ;
; N/A                                     ; None                                                ; 83.408 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_clk           ;
; N/A                                     ; None                                                ; 83.356 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 83.346 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 83.335 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.325 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.316 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.306 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.235 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.229 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 83.216 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.210 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 83.157 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_clk           ;
; N/A                                     ; None                                                ; 83.147 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_clk           ;
; N/A                                     ; None                                                ; 83.057 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_clk           ;
; N/A                                     ; None                                                ; 83.051 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_clk           ;
; N/A                                     ; None                                                ; 82.903 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.893 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.797 ns ; in_rom_efficient ; w_alu:alu|mem[3] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.787 ns ; in_rom_efficient ; w_alu:alu|mem[4] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.609 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.603 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.551 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 82.541 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 82.503 ns ; in_rom[22]       ; w_alu:alu|mem[3] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.497 ns ; in_rom[22]       ; w_alu:alu|mem[4] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.385 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 82.375 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 82.352 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.342 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.338 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 82.328 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 82.252 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.246 ns ; in_rom[21]       ; w_alu:alu|mem[3] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.246 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 82.236 ns ; in_rom[21]       ; w_alu:alu|mem[4] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.177 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; run              ;
; N/A                                     ; None                                                ; 82.172 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 82.167 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; run              ;
; N/A                                     ; None                                                ; 82.162 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[18]       ;
; N/A                                     ; None                                                ; 82.146 ns ; in_rom[23]       ; w_alu:alu|mem[3] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 82.140 ns ; in_rom[23]       ; w_alu:alu|mem[4] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 81.964 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; run              ;
; N/A                                     ; None                                                ; 81.954 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; run              ;
; N/A                                     ; None                                                ; 81.871 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 81.861 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 81.852 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 81.842 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 81.693 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_clk           ;
; N/A                                     ; None                                                ; 81.683 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_clk           ;
; N/A                                     ; None                                                ; 81.658 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 81.648 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[14]       ;
; N/A                                     ; None                                                ; 81.639 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 81.629 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[20]       ;
; N/A                                     ; None                                                ; 81.480 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_clk           ;
; N/A                                     ; None                                                ; 81.470 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_clk           ;
; N/A                                     ; None                                                ; 81.314 ns ; in_rom[9]        ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 81.308 ns ; in_rom[9]        ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 81.277 ns ; in_rom[9]        ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 81.271 ns ; in_rom[9]        ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 81.223 ns ; in_rom[9]        ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 81.217 ns ; in_rom[9]        ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 81.208 ns ; in_rom[10]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 81.202 ns ; in_rom[10]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 81.171 ns ; in_rom[10]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 81.165 ns ; in_rom[10]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 81.117 ns ; in_rom[10]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 81.111 ns ; in_rom[10]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 81.008 ns ; in_rom[9]        ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 81.002 ns ; in_rom[9]        ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 80.902 ns ; in_rom[10]       ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 80.900 ns ; in_rom[9]        ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 80.896 ns ; in_rom[10]       ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 80.894 ns ; in_rom[9]        ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 80.888 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 80.878 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 80.794 ns ; in_rom[10]       ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 80.788 ns ; in_rom[10]       ; w_alu:alu|mem[4] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 80.782 ns ; in_rom[7]        ; w_alu:alu|mem[3] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 80.772 ns ; in_rom[7]        ; w_alu:alu|mem[4] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 80.675 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 80.665 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[10]       ;
; N/A                                     ; None                                                ; 80.569 ns ; in_rom[6]        ; w_alu:alu|mem[3] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 80.559 ns ; in_rom[6]        ; w_alu:alu|mem[4] ; in_rom[9]        ;
; N/A                                     ; None                                                ; 80.300 ns ; in_rom[18]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 80.294 ns ; in_rom[18]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 80.263 ns ; in_rom[18]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 80.257 ns ; in_rom[18]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 80.227 ns ; in_rom[16]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 80.221 ns ; in_rom[16]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 80.209 ns ; in_rom[18]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 80.203 ns ; in_rom[18]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 80.190 ns ; in_rom[16]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 80.184 ns ; in_rom[16]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 80.136 ns ; in_rom[16]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 80.130 ns ; in_rom[16]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 79.994 ns ; in_rom[18]       ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 79.988 ns ; in_rom[18]       ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 79.977 ns ; in_rom[20]       ; w_alu:alu|mem[3] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 79.971 ns ; in_rom[20]       ; w_alu:alu|mem[4] ; in_rom[11]       ;
; N/A                                     ; None                                                ; 79.940 ns ; in_rom[20]       ; w_alu:alu|mem[3] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 79.934 ns ; in_rom[20]       ; w_alu:alu|mem[4] ; in_rom[19]       ;
; N/A                                     ; None                                                ; 79.921 ns ; in_rom[16]       ; w_alu:alu|mem[3] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 79.915 ns ; in_rom[16]       ; w_alu:alu|mem[4] ; in_rom[13]       ;
; N/A                                     ; None                                                ; 79.886 ns ; in_rom[20]       ; w_alu:alu|mem[3] ; in_rom_efficient ;
; N/A                                     ; None                                                ; 79.886 ns ; in_rom[18]       ; w_alu:alu|mem[3] ; in_rom[15]       ;
; N/A                                     ; None                                                ; 79.882 ns ; in_rom[9]        ; w_alu:alu|mem[3] ; in_rom[16]       ;
; N/A                                     ; None                                                ; 79.880 ns ; in_rom[20]       ; w_alu:alu|mem[4] ; in_rom_efficient ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                  ;                  ;                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------+------------------+------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Oct 31 15:55:48 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "w_alu:alu|mem[2]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[0]" is a latch
    Warning: Node "w_alu:alu|mem[0]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[1]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[2]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[3]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[4]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[5]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[6]" is a latch
    Warning: Node "w_uPC:upc|decode_7:decode|out[7]" is a latch
    Warning: Node "w_alu:alu|cout_add" is a latch
    Warning: Node "w_alu:alu|mem[3]" is a latch
    Warning: Node "w_alu:alu|mem[4]" is a latch
Warning: Found combinational loop of 8 nodes
    Warning: Node "w_alu:alu|out[7]~463"
    Warning: Node "w_alu:alu|Add1~70"
    Warning: Node "w_alu:alu|Mux17~17"
    Warning: Node "w_alu:alu|Mux17~18"
    Warning: Node "w_alu:alu|Mux17~19"
    Warning: Node "w_alu:alu|Mux17~20"
    Warning: Node "w_alu:alu|Mux17~21"
    Warning: Node "w_alu:alu|Mux17~22"
Warning: Found combinational loop of 6 nodes
    Warning: Node "w_alu:alu|out[6]~462"
    Warning: Node "w_alu:alu|Add1~68"
    Warning: Node "w_alu:alu|Mux15~19"
    Warning: Node "w_alu:alu|Mux15~21"
    Warning: Node "w_alu:alu|Mux15~22"
    Warning: Node "w_alu:alu|Mux15~23"
Warning: Found combinational loop of 8 nodes
    Warning: Node "w_alu:alu|out[5]~461"
    Warning: Node "w_alu:alu|Add1~66"
    Warning: Node "w_alu:alu|Mux14~18"
    Warning: Node "w_alu:alu|Mux14~19"
    Warning: Node "w_alu:alu|Mux14~20"
    Warning: Node "w_alu:alu|Mux14~21"
    Warning: Node "w_alu:alu|Mux14~22"
    Warning: Node "w_alu:alu|Mux14~23"
Warning: Found combinational loop of 6 nodes
    Warning: Node "w_alu:alu|out[4]~460"
    Warning: Node "w_alu:alu|Add1~64"
    Warning: Node "w_alu:alu|Mux13~19"
    Warning: Node "w_alu:alu|Mux13~21"
    Warning: Node "w_alu:alu|Mux13~22"
    Warning: Node "w_alu:alu|Mux13~23"
Warning: Found combinational loop of 8 nodes
    Warning: Node "w_alu:alu|out[3]~459"
    Warning: Node "w_alu:alu|Add1~62"
    Warning: Node "w_alu:alu|Mux12~177"
    Warning: Node "w_alu:alu|Mux12~178"
    Warning: Node "w_alu:alu|Mux12~179"
    Warning: Node "w_alu:alu|Mux12~180"
    Warning: Node "w_alu:alu|Mux12~181"
    Warning: Node "w_alu:alu|Mux12~182"
Warning: Found combinational loop of 7 nodes
    Warning: Node "w_alu:alu|out[2]~458"
    Warning: Node "w_alu:alu|Add1~60"
    Warning: Node "w_alu:alu|Mux0~19"
    Warning: Node "w_alu:alu|Mux0~20"
    Warning: Node "w_alu:alu|Mux0~21"
    Warning: Node "w_alu:alu|Mux0~22"
    Warning: Node "w_alu:alu|Mux0~23"
Warning: Found combinational loop of 7 nodes
    Warning: Node "w_alu:alu|out[1]~453"
    Warning: Node "w_alu:alu|Add1~58"
    Warning: Node "w_alu:alu|Mux1~82"
    Warning: Node "w_alu:alu|Mux1~83"
    Warning: Node "w_alu:alu|Mux1~85"
    Warning: Node "w_alu:alu|Mux1~86"
    Warning: Node "w_alu:alu|Mux1~87"
Warning: Found combinational loop of 6 nodes
    Warning: Node "w_alu:alu|out[0]~457"
    Warning: Node "w_alu:alu|Add1~56"
    Warning: Node "w_alu:alu|Mux9~8"
    Warning: Node "w_alu:alu|Mux11~53"
    Warning: Node "w_alu:alu|Mux11~54"
    Warning: Node "w_alu:alu|out[0]~456"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "run" is an undefined clock
    Info: Assuming node "in_clk" is an undefined clock
    Info: Assuming node "rst" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[22]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom_efficient" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[23]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[21]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[6]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[7]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[18]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[16]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[14]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[15]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[13]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[11]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[20]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[19]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[9]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "in_rom[10]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 358 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "w_alu:alu|cout_add" as buffer
    Info: Detected ripple clock "w_alu:alu|mem[0]" as buffer
    Info: Detected gated clock "w_alu:alu|Mux24~108" as buffer
    Info: Detected gated clock "w_alu:alu|Mux23~114" as buffer
    Info: Detected gated clock "w_alu:alu|cout_add~20" as buffer
    Info: Detected gated clock "w_alu:alu|Mux10~151" as buffer
    Info: Detected gated clock "w_alu:alu|Mux10~150" as buffer
    Info: Detected gated clock "w_alu:alu|Mux10~149" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[0]~16" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[0]~14" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[0]~12" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[0]~10" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[0]~8" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[0]~17" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[0]~15" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[0]~11" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[0]~13" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[0]~19" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~330" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~18" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~323" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~317" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~16" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~312" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~14" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[16]~308" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~12" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~10" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~13" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~76" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[0]~9" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~305" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[0]~303" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~72" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~21" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[49]~329" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~322" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~20" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~18" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[33]~316" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~16" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[25]~311" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~307" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~14" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~12" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]~350" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~66" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~66" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~68" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~76" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~77" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~73" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~72" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[9]~304" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~74" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~74" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~70" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~70" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[50]~328" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~22" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[42]~321" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~20" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[34]~315" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~18" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[26]~310" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]~351" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[18]~306" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~16" as buffer
    Info: Detected gated clock "w_alu:alu|mem[0]~130" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT1" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~64" as buffer
    Info: Detected gated clock "w_alu:alu|Add1~57" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~67" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~67" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~68" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~69" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~77" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~77" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT7" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT5" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~73" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~73" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~75" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~75" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_mkc:add_sub_1|_~1" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~348" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT6" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[4]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[4]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[4]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[4]" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[4]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[4]" as buffer
    Info: Detected ripple clock "in_keyboard[4]" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~71" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~71" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT4" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[51]~327" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[43]~320" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~24" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[35]~314" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~22" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~20" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[27]~309" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~63" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~64" as buffer
    Info: Detected gated clock "w_alu:alu|Add0~65" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~64" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT2" as buffer
    Info: Detected gated clock "w_alu:alu|Mux0~18" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~67" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1~DATAOUT3" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~69" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~69" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_2_r|out[3]~74" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_l_r|out[3]~85" as buffer
    Info: Detected gated clock "in_rom_e[14]~326" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_2_r|out[0]~73" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_l_r|out[0]~84" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[1]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[1]" as buffer
    Info: Detected ripple clock "in_keyboard[1]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[1]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[1]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[1]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[1]" as buffer
    Info: Detected ripple clock "in_keyboard[0]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[0]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[0]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[0]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[0]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[0]" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[0]" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~347" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[5]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[5]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[5]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[5]" as buffer
    Info: Detected ripple clock "in_keyboard[5]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[5]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[5]" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~75" as buffer
    Info: Detected gated clock "w_alu:alu|Mux15~18" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~349" as buffer
    Info: Detected gated clock "dbus[4]~813" as buffer
    Info: Detected gated clock "dbus[4]~811" as buffer
    Info: Detected gated clock "dbus[4]~812" as buffer
    Info: Detected gated clock "dbus[4]~814" as buffer
    Info: Detected gated clock "w_alu:alu|Mux13~18" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~71" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[27]" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[52]~326" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[44]~319" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~26" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~24" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]~352" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[36]~313" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_mult:Mult0|mult_cs01:auto_generated|mac_mult1" as buffer
    Info: Detected gated clock "w_alu:alu|Mux9~7" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~63" as buffer
    Info: Detected gated clock "in_rom_e[7]~333" as buffer
    Info: Detected gated clock "w_alu:alu|Mux1~88" as buffer
    Info: Detected gated clock "w_alu:alu|Add3~65" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~65" as buffer
    Info: Detected gated clock "in_rom_e[6]~330" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[2]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[2]" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[2]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[2]" as buffer
    Info: Detected ripple clock "in_keyboard[2]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[2]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[2]" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]~346" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[3]" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[3]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[3]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[3]" as buffer
    Info: Detected ripple clock "in_keyboard[3]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[3]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[3]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[7]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[7]" as buffer
    Info: Detected ripple clock "in_keyboard[7]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[7]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[7]" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[7]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[7]" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_2_r|out[6]~76" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_l_r|out[7]~87" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_2_r|out[7]~75" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_l_r|out[5]~88" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_l_r|out[7]~86" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_2_w|out[4]~158" as buffer
    Info: Detected ripple clock "register:reg_r0|mem[6]" as buffer
    Info: Detected ripple clock "register:reg_ans|mem[6]" as buffer
    Info: Detected ripple clock "in_keyboard[6]" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|reg_ch_r[3]" as buffer
    Info: Detected ripple clock "registerformdr:reg_mdr|mem[6]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_mar|mem[6]" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|reg_ch_r[2]" as buffer
    Info: Detected ripple clock "register:reg_r1|mem[6]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_pc|mem[6]" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|reg_ch_r[0]" as buffer
    Info: Detected gated clock "dbus[1]~830" as buffer
    Info: Detected gated clock "dbus[1]~832" as buffer
    Info: Detected gated clock "dbus[1]~829" as buffer
    Info: Detected gated clock "dbus[1]~831" as buffer
    Info: Detected gated clock "dbus[0]~838" as buffer
    Info: Detected gated clock "dbus[0]~837" as buffer
    Info: Detected gated clock "dbus[0]~835" as buffer
    Info: Detected gated clock "dbus[0]~836" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~84" as buffer
    Info: Detected ripple clock "register:reg_add|mem[7]" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]" as buffer
    Info: Detected gated clock "w_alu:alu|out~16" as buffer
    Info: Detected gated clock "dbus[5]~806" as buffer
    Info: Detected gated clock "dbus[5]~805" as buffer
    Info: Detected gated clock "dbus[5]~808" as buffer
    Info: Detected gated clock "dbus[5]~807" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[18]" as buffer
    Info: Detected gated clock "w_alu:alu|out~14" as buffer
    Info: Detected gated clock "w_alu:alu|Mux15~20" as buffer
    Info: Detected gated clock "w_alu:alu|out~15" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~80" as buffer
    Info: Detected ripple clock "register:reg_add|mem[5]" as buffer
    Info: Detected gated clock "w_alu:alu|out~13" as buffer
    Info: Detected gated clock "w_alu:alu|Mux13~20" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[53]~325" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~28" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[45]~318" as buffer
    Info: Detected gated clock "w_alu:alu|out~10" as buffer
    Info: Detected gated clock "w_alu:alu|Mux1~84" as buffer
    Info: Detected gated clock "dbus[2]~823" as buffer
    Info: Detected gated clock "dbus[2]~824" as buffer
    Info: Detected gated clock "dbus[2]~826" as buffer
    Info: Detected gated clock "dbus[2]~825" as buffer
    Info: Detected gated clock "w_alu:alu|out~11" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[45]" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~74" as buffer
    Info: Detected ripple clock "register:reg_add|mem[2]" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~76" as buffer
    Info: Detected ripple clock "register:reg_add|mem[3]" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[36]" as buffer
    Info: Detected gated clock "w_alu:alu|out~12" as buffer
    Info: Detected gated clock "dbus[3]~818" as buffer
    Info: Detected gated clock "dbus[3]~819" as buffer
    Info: Detected gated clock "dbus[3]~820" as buffer
    Info: Detected gated clock "dbus[3]~817" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_2_r|out[6]~77" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|decode:decode_l_r|out[6]~89" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~391" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~393" as buffer
    Info: Detected gated clock "dbus[7]~792" as buffer
    Info: Detected gated clock "dbus[7]~794" as buffer
    Info: Detected gated clock "dbus[7]~790" as buffer
    Info: Detected gated clock "dbus[7]~791" as buffer
    Info: Detected gated clock "dbus[7]~841" as buffer
    Info: Detected gated clock "wrcontroller:wrcontroller|reg_ch_r[7]" as buffer
    Info: Detected gated clock "dbus[6]~800" as buffer
    Info: Detected gated clock "dbus[6]~802" as buffer
    Info: Detected gated clock "dbus[6]~799" as buffer
    Info: Detected gated clock "dbus[6]~801" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~85" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~81" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~82" as buffer
    Info: Detected gated clock "dbus[6]~804" as buffer
    Info: Detected ripple clock "register:reg_add|mem[6]" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~78" as buffer
    Info: Detected ripple clock "register:reg_add|mem[4]" as buffer
    Info: Detected gated clock "dbus[4]~816" as buffer
    Info: Detected ripple clock "register:reg_add|mem[0]" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[54]~324" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~71" as buffer
    Info: Detected gated clock "dbus[0]~840" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~72" as buffer
    Info: Detected gated clock "dbus[1]~834" as buffer
    Info: Detected ripple clock "register:reg_add|mem[1]" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~75" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~77" as buffer
    Info: Detected gated clock "dbus~793" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~389" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[4]" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~392" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~394" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~396" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[3]" as buffer
    Info: Detected gated clock "in_rom_e[19]~328" as buffer
    Info: Detected gated clock "dbus[7]~842" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~70" as buffer
    Info: Detected gated clock "dbus[7]~798" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~66" as buffer
    Info: Detected gated clock "dbus[5]~810" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~68" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~83" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~79" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~64" as buffer
    Info: Detected gated clock "w_alu:alu|out[0]~454" as buffer
    Info: Detected gated clock "w_alu:alu|Add2~63" as buffer
    Info: Detected gated clock "w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33" as buffer
    Info: Detected gated clock "in_rom_e[23]~331" as buffer
    Info: Detected gated clock "in_rom_e[22]~329" as buffer
    Info: Detected gated clock "in_rom_e[21]~332" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~58" as buffer
    Info: Detected gated clock "w_alu:alu|Add4~73" as buffer
    Info: Detected gated clock "w_alu:alu|Mux12~175" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~60" as buffer
    Info: Detected gated clock "dbus[2]~828" as buffer
    Info: Detected gated clock "dbus[3]~822" as buffer
    Info: Detected gated clock "w_alu:alu|Add6~62" as buffer
    Info: Detected gated clock "w_alu:alu|Mux12~176" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~390" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~395" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~399" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~388" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[1]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[5]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[0]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[2]" as buffer
    Info: Detected gated clock "w_alu:alu|out[0]~455" as buffer
    Info: Detected gated clock "w_alu:alu|Mux11~55" as buffer
    Info: Detected gated clock "w_uPC:upc|decode_7:decode|Mux8~397" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[7]" as buffer
    Info: Detected ripple clock "registerforoutput:reg_ir|mem[6]" as buffer
    Info: Detected gated clock "w_alu:alu|out[7]~463" as buffer
    Info: Detected gated clock "w_alu:alu|out[5]~461" as buffer
    Info: Detected gated clock "w_alu:alu|out[6]~462" as buffer
    Info: Detected gated clock "w_alu:alu|out[4]~460" as buffer
    Info: Detected gated clock "w_alu:alu|out[0]~457" as buffer
    Info: Detected gated clock "w_alu:alu|out[1]~453" as buffer
    Info: Detected gated clock "w_alu:alu|out[2]~458" as buffer
    Info: Detected gated clock "w_alu:alu|out[3]~459" as buffer
    Info: Detected gated clock "w_alu:alu|Mux16~22" as buffer
    Info: Detected gated clock "w_alu:alu|Mux21~32" as buffer
    Info: Detected gated clock "clk~18" as buffer
Info: Clock "run" has Internal fmax of 6.41 MHz between source register "registerforoutput:reg_mar|mem[2]" and destination register "w_alu:alu|mem[4]" (period= 156.062 ns)
    Info: + Longest register to register delay is 83.199 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N3; Fanout = 2; REG Node = 'registerforoutput:reg_mar|mem[2]'
        Info: 2: + IC(1.824 ns) + CELL(0.178 ns) = 2.002 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'dbus[2]~823'
        Info: 3: + IC(1.782 ns) + CELL(0.178 ns) = 3.962 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 4; COMB Node = 'dbus[2]~827'
        Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 4.444 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 38; COMB Node = 'dbus[2]~828'
        Info: 5: + IC(1.626 ns) + CELL(0.322 ns) = 6.392 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 4; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~347'
        Info: 6: + IC(0.326 ns) + CELL(0.322 ns) = 7.040 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~349'
        Info: 7: + IC(0.315 ns) + CELL(0.491 ns) = 7.846 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~305'
        Info: 8: + IC(0.299 ns) + CELL(0.495 ns) = 8.640 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.720 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.178 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 4; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 11: + IC(1.463 ns) + CELL(0.178 ns) = 10.819 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~307'
        Info: 12: + IC(0.298 ns) + CELL(0.495 ns) = 11.612 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 11.692 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 12.150 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 5; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 15: + IC(0.896 ns) + CELL(0.178 ns) = 13.224 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~312'
        Info: 16: + IC(0.896 ns) + CELL(0.495 ns) = 14.615 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 14.695 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 14.775 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 14.855 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 15.313 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 6; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 21: + IC(0.584 ns) + CELL(0.178 ns) = 16.075 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~317'
        Info: 22: + IC(0.320 ns) + CELL(0.517 ns) = 16.912 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 16.992 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 17.166 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 17.246 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 17.326 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 17.784 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 7; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 28: + IC(0.328 ns) + CELL(0.319 ns) = 18.431 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~323'
        Info: 29: + IC(0.904 ns) + CELL(0.517 ns) = 19.852 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.932 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 20.012 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 20.092 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 20.172 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 34: + IC(0.000 ns) + CELL(0.174 ns) = 20.346 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 20.804 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 8; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 36: + IC(0.346 ns) + CELL(0.322 ns) = 21.472 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[49]~329'
        Info: 37: + IC(0.499 ns) + CELL(0.517 ns) = 22.488 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 22.568 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 22.648 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 22.728 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 41: + IC(0.000 ns) + CELL(0.174 ns) = 22.902 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 22.982 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 43: + IC(0.000 ns) + CELL(0.458 ns) = 23.440 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 44: + IC(0.000 ns) + CELL(1.779 ns) = 25.219 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 45: + IC(0.307 ns) + CELL(0.596 ns) = 26.122 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 46: + IC(0.000 ns) + CELL(8.133 ns) = 34.255 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 47: + IC(0.305 ns) + CELL(0.495 ns) = 35.055 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 48: + IC(0.000 ns) + CELL(7.263 ns) = 42.318 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 49: + IC(0.305 ns) + CELL(0.495 ns) = 43.118 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 50: + IC(0.000 ns) + CELL(7.500 ns) = 50.618 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 51: + IC(0.298 ns) + CELL(0.495 ns) = 51.411 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 52: + IC(0.000 ns) + CELL(6.314 ns) = 57.725 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 53: + IC(0.304 ns) + CELL(0.495 ns) = 58.524 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 54: + IC(0.000 ns) + CELL(8.387 ns) = 66.911 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 55: + IC(0.340 ns) + CELL(0.517 ns) = 67.768 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 56: + IC(0.000 ns) + CELL(4.575 ns) = 72.343 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 57: + IC(0.330 ns) + CELL(0.517 ns) = 73.190 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 58: + IC(0.000 ns) + CELL(9.001 ns) = 82.191 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 59: + IC(0.348 ns) + CELL(0.177 ns) = 82.716 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'w_alu:alu|Mux10~152'
        Info: 60: + IC(0.305 ns) + CELL(0.178 ns) = 83.199 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
        Info: Total cell delay = 67.347 ns ( 80.95 % )
        Info: Total interconnect delay = 15.852 ns ( 19.05 % )
    Info: - Smallest clock skew is 6.630 ns
        Info: + Shortest clock path from clock "run" to destination register is 10.930 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'run'
            Info: 2: + IC(2.031 ns) + CELL(0.178 ns) = 3.153 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 74; COMB Node = 'clk~18'
            Info: 3: + IC(0.549 ns) + CELL(0.879 ns) = 4.581 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 19; REG Node = 'register:reg_add|mem[7]'
            Info: 4: + IC(0.977 ns) + CELL(0.178 ns) = 5.736 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add4~85'
            Info: 5: + IC(0.000 ns) + CELL(3.699 ns) = 9.435 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
                Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
                Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
                Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
                Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
                Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
                Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
                Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
                Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
            Info: 6: + IC(0.354 ns) + CELL(0.521 ns) = 10.310 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 1; COMB Node = 'w_alu:alu|Mux24~108'
            Info: 7: + IC(0.301 ns) + CELL(0.319 ns) = 10.930 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
            Info: Total cell delay = 6.718 ns ( 61.46 % )
            Info: Total interconnect delay = 4.212 ns ( 38.54 % )
        Info: - Longest clock path from clock "run" to source register is 4.300 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'run'
            Info: 2: + IC(2.031 ns) + CELL(0.178 ns) = 3.153 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 74; COMB Node = 'clk~18'
            Info: 3: + IC(0.545 ns) + CELL(0.602 ns) = 4.300 ns; Loc. = LCFF_X19_Y11_N3; Fanout = 2; REG Node = 'registerforoutput:reg_mar|mem[2]'
            Info: Total cell delay = 1.724 ns ( 40.09 % )
            Info: Total interconnect delay = 2.576 ns ( 59.91 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 1.185 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "in_clk" has Internal fmax of 6.41 MHz between source register "registerforoutput:reg_mar|mem[2]" and destination register "w_alu:alu|mem[4]" (period= 156.062 ns)
    Info: + Longest register to register delay is 83.199 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N3; Fanout = 2; REG Node = 'registerforoutput:reg_mar|mem[2]'
        Info: 2: + IC(1.824 ns) + CELL(0.178 ns) = 2.002 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'dbus[2]~823'
        Info: 3: + IC(1.782 ns) + CELL(0.178 ns) = 3.962 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 4; COMB Node = 'dbus[2]~827'
        Info: 4: + IC(0.304 ns) + CELL(0.178 ns) = 4.444 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 38; COMB Node = 'dbus[2]~828'
        Info: 5: + IC(1.626 ns) + CELL(0.322 ns) = 6.392 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 4; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~347'
        Info: 6: + IC(0.326 ns) + CELL(0.322 ns) = 7.040 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~349'
        Info: 7: + IC(0.315 ns) + CELL(0.491 ns) = 7.846 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~305'
        Info: 8: + IC(0.299 ns) + CELL(0.495 ns) = 8.640 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.720 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 9.178 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 4; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 11: + IC(1.463 ns) + CELL(0.178 ns) = 10.819 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~307'
        Info: 12: + IC(0.298 ns) + CELL(0.495 ns) = 11.612 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 11.692 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 12.150 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 5; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 15: + IC(0.896 ns) + CELL(0.178 ns) = 13.224 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~312'
        Info: 16: + IC(0.896 ns) + CELL(0.495 ns) = 14.615 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 14.695 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 14.775 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 14.855 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 15.313 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 6; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 21: + IC(0.584 ns) + CELL(0.178 ns) = 16.075 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~317'
        Info: 22: + IC(0.320 ns) + CELL(0.517 ns) = 16.912 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 16.992 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 17.166 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 17.246 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 17.326 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 17.784 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 7; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 28: + IC(0.328 ns) + CELL(0.319 ns) = 18.431 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~323'
        Info: 29: + IC(0.904 ns) + CELL(0.517 ns) = 19.852 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.932 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 20.012 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 20.092 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 20.172 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 34: + IC(0.000 ns) + CELL(0.174 ns) = 20.346 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 20.804 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 8; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 36: + IC(0.346 ns) + CELL(0.322 ns) = 21.472 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[49]~329'
        Info: 37: + IC(0.499 ns) + CELL(0.517 ns) = 22.488 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 22.568 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 22.648 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 22.728 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 41: + IC(0.000 ns) + CELL(0.174 ns) = 22.902 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 22.982 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 43: + IC(0.000 ns) + CELL(0.458 ns) = 23.440 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 44: + IC(0.000 ns) + CELL(1.779 ns) = 25.219 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 45: + IC(0.307 ns) + CELL(0.596 ns) = 26.122 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 46: + IC(0.000 ns) + CELL(8.133 ns) = 34.255 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 47: + IC(0.305 ns) + CELL(0.495 ns) = 35.055 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 48: + IC(0.000 ns) + CELL(7.263 ns) = 42.318 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 49: + IC(0.305 ns) + CELL(0.495 ns) = 43.118 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 50: + IC(0.000 ns) + CELL(7.500 ns) = 50.618 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 51: + IC(0.298 ns) + CELL(0.495 ns) = 51.411 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 52: + IC(0.000 ns) + CELL(6.314 ns) = 57.725 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 53: + IC(0.304 ns) + CELL(0.495 ns) = 58.524 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 54: + IC(0.000 ns) + CELL(8.387 ns) = 66.911 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 55: + IC(0.340 ns) + CELL(0.517 ns) = 67.768 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 56: + IC(0.000 ns) + CELL(4.575 ns) = 72.343 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 57: + IC(0.330 ns) + CELL(0.517 ns) = 73.190 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 58: + IC(0.000 ns) + CELL(9.001 ns) = 82.191 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 59: + IC(0.348 ns) + CELL(0.177 ns) = 82.716 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'w_alu:alu|Mux10~152'
        Info: 60: + IC(0.305 ns) + CELL(0.178 ns) = 83.199 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
        Info: Total cell delay = 67.347 ns ( 80.95 % )
        Info: Total interconnect delay = 15.852 ns ( 19.05 % )
    Info: - Smallest clock skew is 6.630 ns
        Info: + Shortest clock path from clock "in_clk" to destination register is 10.446 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'in_clk'
            Info: 2: + IC(1.166 ns) + CELL(0.427 ns) = 2.669 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 74; COMB Node = 'clk~18'
            Info: 3: + IC(0.549 ns) + CELL(0.879 ns) = 4.097 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 19; REG Node = 'register:reg_add|mem[7]'
            Info: 4: + IC(0.977 ns) + CELL(0.178 ns) = 5.252 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add4~85'
            Info: 5: + IC(0.000 ns) + CELL(3.699 ns) = 8.951 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
                Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
                Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
                Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
                Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
                Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
                Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
                Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
                Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
            Info: 6: + IC(0.354 ns) + CELL(0.521 ns) = 9.826 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 1; COMB Node = 'w_alu:alu|Mux24~108'
            Info: 7: + IC(0.301 ns) + CELL(0.319 ns) = 10.446 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
            Info: Total cell delay = 7.099 ns ( 67.96 % )
            Info: Total interconnect delay = 3.347 ns ( 32.04 % )
        Info: - Longest clock path from clock "in_clk" to source register is 3.816 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'in_clk'
            Info: 2: + IC(1.166 ns) + CELL(0.427 ns) = 2.669 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 74; COMB Node = 'clk~18'
            Info: 3: + IC(0.545 ns) + CELL(0.602 ns) = 3.816 ns; Loc. = LCFF_X19_Y11_N3; Fanout = 2; REG Node = 'registerforoutput:reg_mar|mem[2]'
            Info: Total cell delay = 2.105 ns ( 55.16 % )
            Info: Total interconnect delay = 1.711 ns ( 44.84 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is 1.185 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "rst" has Internal fmax of 15.78 MHz between source register "w_alu:alu|mem[0]" and destination register "w_alu:alu|mem[2]" (period= 63.371 ns)
    Info: + Longest register to register delay is 65.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.521 ns) = 1.684 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~63'
        Info: 3: + IC(0.000 ns) + CELL(5.322 ns) = 7.006 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 4: + IC(0.307 ns) + CELL(0.596 ns) = 7.909 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 5: + IC(0.000 ns) + CELL(8.133 ns) = 16.042 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 6: + IC(0.305 ns) + CELL(0.495 ns) = 16.842 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 7: + IC(0.000 ns) + CELL(7.263 ns) = 24.105 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 8: + IC(0.305 ns) + CELL(0.495 ns) = 24.905 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 9: + IC(0.000 ns) + CELL(7.500 ns) = 32.405 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 10: + IC(0.298 ns) + CELL(0.495 ns) = 33.198 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 11: + IC(0.000 ns) + CELL(6.314 ns) = 39.512 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 12: + IC(0.304 ns) + CELL(0.495 ns) = 40.311 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 13: + IC(0.000 ns) + CELL(8.387 ns) = 48.698 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 14: + IC(0.340 ns) + CELL(0.517 ns) = 49.555 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 15: + IC(0.000 ns) + CELL(4.575 ns) = 54.130 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 16: + IC(0.330 ns) + CELL(0.517 ns) = 54.977 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 17: + IC(0.000 ns) + CELL(9.001 ns) = 63.978 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 18: + IC(0.352 ns) + CELL(0.177 ns) = 64.507 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~94'
        Info: 19: + IC(0.304 ns) + CELL(0.178 ns) = 64.989 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~95'
        Info: 20: + IC(0.302 ns) + CELL(0.319 ns) = 65.610 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 61.300 ns ( 93.43 % )
        Info: Total interconnect delay = 4.310 ns ( 6.57 % )
    Info: - Smallest clock skew is 3.289 ns
        Info: + Shortest clock path from clock "rst" to destination register is 8.140 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 49; CLK Node = 'rst'
            Info: 2: + IC(6.558 ns) + CELL(0.178 ns) = 7.669 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'w_alu:alu|Mux21~32'
            Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 8.140 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
            Info: Total cell delay = 1.289 ns ( 15.84 % )
            Info: Total interconnect delay = 6.851 ns ( 84.16 % )
        Info: - Longest clock path from clock "rst" to source register is 4.851 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 49; CLK Node = 'rst'
            Info: 2: + IC(2.205 ns) + CELL(0.521 ns) = 3.659 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 3: + IC(0.870 ns) + CELL(0.322 ns) = 4.851 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 1.776 ns ( 36.61 % )
            Info: Total interconnect delay = 3.075 ns ( 63.39 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.050 ns
Info: Clock "in_rom[22]" has Internal fmax of 14.48 MHz between source register "w_alu:alu|mem[0]" and destination register "w_alu:alu|mem[2]" (period= 69.054 ns)
    Info: + Longest register to register delay is 65.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.521 ns) = 1.684 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~63'
        Info: 3: + IC(0.000 ns) + CELL(5.322 ns) = 7.006 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 4: + IC(0.307 ns) + CELL(0.596 ns) = 7.909 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 5: + IC(0.000 ns) + CELL(8.133 ns) = 16.042 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 6: + IC(0.305 ns) + CELL(0.495 ns) = 16.842 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 7: + IC(0.000 ns) + CELL(7.263 ns) = 24.105 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 8: + IC(0.305 ns) + CELL(0.495 ns) = 24.905 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 9: + IC(0.000 ns) + CELL(7.500 ns) = 32.405 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 10: + IC(0.298 ns) + CELL(0.495 ns) = 33.198 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 11: + IC(0.000 ns) + CELL(6.314 ns) = 39.512 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 12: + IC(0.304 ns) + CELL(0.495 ns) = 40.311 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 13: + IC(0.000 ns) + CELL(8.387 ns) = 48.698 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 14: + IC(0.340 ns) + CELL(0.517 ns) = 49.555 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 15: + IC(0.000 ns) + CELL(4.575 ns) = 54.130 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 16: + IC(0.330 ns) + CELL(0.517 ns) = 54.977 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 17: + IC(0.000 ns) + CELL(9.001 ns) = 63.978 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 18: + IC(0.352 ns) + CELL(0.177 ns) = 64.507 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~94'
        Info: 19: + IC(0.304 ns) + CELL(0.178 ns) = 64.989 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~95'
        Info: 20: + IC(0.302 ns) + CELL(0.319 ns) = 65.610 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 61.300 ns ( 93.43 % )
        Info: Total interconnect delay = 4.310 ns ( 6.57 % )
    Info: - Smallest clock skew is -2.394 ns
        Info: + Shortest clock path from clock "in_rom[22]" to destination register is 3.881 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 8; CLK Node = 'in_rom[22]'
            Info: 2: + IC(1.656 ns) + CELL(0.178 ns) = 2.758 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 16; COMB Node = 'w_alu:alu|Mux16~22'
            Info: 3: + IC(0.330 ns) + CELL(0.322 ns) = 3.410 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'w_alu:alu|Mux21~32'
            Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 3.881 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
            Info: Total cell delay = 1.602 ns ( 41.28 % )
            Info: Total interconnect delay = 2.279 ns ( 58.72 % )
        Info: - Longest clock path from clock "in_rom[22]" to source register is 6.275 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 8; CLK Node = 'in_rom[22]'
            Info: 2: + IC(1.693 ns) + CELL(0.322 ns) = 2.939 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 21; COMB Node = 'in_rom_e[22]~329'
            Info: 3: + IC(1.240 ns) + CELL(0.322 ns) = 4.501 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'w_alu:alu|mem[0]~128'
            Info: 4: + IC(0.304 ns) + CELL(0.278 ns) = 5.083 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 5: + IC(0.870 ns) + CELL(0.322 ns) = 6.275 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 2.168 ns ( 34.55 % )
            Info: Total interconnect delay = 4.107 ns ( 65.45 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.050 ns
Info: Clock "in_rom_efficient" has Internal fmax of 14.49 MHz between source register "w_alu:alu|mem[0]" and destination register "w_alu:alu|mem[2]" (period= 69.013 ns)
    Info: + Longest register to register delay is 65.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.521 ns) = 1.684 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~63'
        Info: 3: + IC(0.000 ns) + CELL(5.322 ns) = 7.006 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 4: + IC(0.307 ns) + CELL(0.596 ns) = 7.909 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 5: + IC(0.000 ns) + CELL(8.133 ns) = 16.042 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 6: + IC(0.305 ns) + CELL(0.495 ns) = 16.842 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 7: + IC(0.000 ns) + CELL(7.263 ns) = 24.105 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 8: + IC(0.305 ns) + CELL(0.495 ns) = 24.905 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 9: + IC(0.000 ns) + CELL(7.500 ns) = 32.405 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 10: + IC(0.298 ns) + CELL(0.495 ns) = 33.198 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 11: + IC(0.000 ns) + CELL(6.314 ns) = 39.512 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 12: + IC(0.304 ns) + CELL(0.495 ns) = 40.311 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 13: + IC(0.000 ns) + CELL(8.387 ns) = 48.698 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 14: + IC(0.340 ns) + CELL(0.517 ns) = 49.555 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 15: + IC(0.000 ns) + CELL(4.575 ns) = 54.130 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 16: + IC(0.330 ns) + CELL(0.517 ns) = 54.977 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 17: + IC(0.000 ns) + CELL(9.001 ns) = 63.978 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 18: + IC(0.352 ns) + CELL(0.177 ns) = 64.507 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~94'
        Info: 19: + IC(0.304 ns) + CELL(0.178 ns) = 64.989 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~95'
        Info: 20: + IC(0.302 ns) + CELL(0.319 ns) = 65.610 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 61.300 ns ( 93.43 % )
        Info: Total interconnect delay = 4.310 ns ( 6.57 % )
    Info: - Smallest clock skew is -2.353 ns
        Info: + Shortest clock path from clock "in_rom_efficient" to destination register is 3.808 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 72; CLK Node = 'in_rom_efficient'
            Info: 2: + IC(1.287 ns) + CELL(0.322 ns) = 2.685 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 16; COMB Node = 'w_alu:alu|Mux16~22'
            Info: 3: + IC(0.330 ns) + CELL(0.322 ns) = 3.337 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'w_alu:alu|Mux21~32'
            Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 3.808 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
            Info: Total cell delay = 1.898 ns ( 49.84 % )
            Info: Total interconnect delay = 1.910 ns ( 50.16 % )
        Info: - Longest clock path from clock "in_rom_efficient" to source register is 6.161 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 72; CLK Node = 'in_rom_efficient'
            Info: 2: + IC(1.391 ns) + CELL(0.178 ns) = 2.645 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 17; COMB Node = 'in_rom_e[6]~330'
            Info: 3: + IC(1.197 ns) + CELL(0.545 ns) = 4.387 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'w_alu:alu|mem[0]~128'
            Info: 4: + IC(0.304 ns) + CELL(0.278 ns) = 4.969 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 5: + IC(0.870 ns) + CELL(0.322 ns) = 6.161 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 2.399 ns ( 38.94 % )
            Info: Total interconnect delay = 3.762 ns ( 61.06 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.050 ns
Info: Clock "in_rom[23]" has Internal fmax of 14.57 MHz between source register "w_alu:alu|mem[0]" and destination register "w_alu:alu|mem[2]" (period= 68.617 ns)
    Info: + Longest register to register delay is 65.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.521 ns) = 1.684 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~63'
        Info: 3: + IC(0.000 ns) + CELL(5.322 ns) = 7.006 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 4: + IC(0.307 ns) + CELL(0.596 ns) = 7.909 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 5: + IC(0.000 ns) + CELL(8.133 ns) = 16.042 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 6: + IC(0.305 ns) + CELL(0.495 ns) = 16.842 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 7: + IC(0.000 ns) + CELL(7.263 ns) = 24.105 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 8: + IC(0.305 ns) + CELL(0.495 ns) = 24.905 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 9: + IC(0.000 ns) + CELL(7.500 ns) = 32.405 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 10: + IC(0.298 ns) + CELL(0.495 ns) = 33.198 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 11: + IC(0.000 ns) + CELL(6.314 ns) = 39.512 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 12: + IC(0.304 ns) + CELL(0.495 ns) = 40.311 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 13: + IC(0.000 ns) + CELL(8.387 ns) = 48.698 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 14: + IC(0.340 ns) + CELL(0.517 ns) = 49.555 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 15: + IC(0.000 ns) + CELL(4.575 ns) = 54.130 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 16: + IC(0.330 ns) + CELL(0.517 ns) = 54.977 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 17: + IC(0.000 ns) + CELL(9.001 ns) = 63.978 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 18: + IC(0.352 ns) + CELL(0.177 ns) = 64.507 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~94'
        Info: 19: + IC(0.304 ns) + CELL(0.178 ns) = 64.989 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~95'
        Info: 20: + IC(0.302 ns) + CELL(0.319 ns) = 65.610 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 61.300 ns ( 93.43 % )
        Info: Total interconnect delay = 4.310 ns ( 6.57 % )
    Info: - Smallest clock skew is -1.957 ns
        Info: + Shortest clock path from clock "in_rom[23]" to destination register is 4.238 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 7; CLK Node = 'in_rom[23]'
            Info: 2: + IC(1.720 ns) + CELL(0.491 ns) = 3.115 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 16; COMB Node = 'w_alu:alu|Mux16~22'
            Info: 3: + IC(0.330 ns) + CELL(0.322 ns) = 3.767 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'w_alu:alu|Mux21~32'
            Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 4.238 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
            Info: Total cell delay = 1.895 ns ( 44.71 % )
            Info: Total interconnect delay = 2.343 ns ( 55.29 % )
        Info: - Longest clock path from clock "in_rom[23]" to source register is 6.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 7; CLK Node = 'in_rom[23]'
            Info: 2: + IC(1.617 ns) + CELL(0.491 ns) = 3.012 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 19; COMB Node = 'in_rom_e[23]~331'
            Info: 3: + IC(1.232 ns) + CELL(0.177 ns) = 4.421 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'w_alu:alu|mem[0]~128'
            Info: 4: + IC(0.304 ns) + CELL(0.278 ns) = 5.003 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 5: + IC(0.870 ns) + CELL(0.322 ns) = 6.195 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 2.172 ns ( 35.06 % )
            Info: Total interconnect delay = 4.023 ns ( 64.94 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.050 ns
Info: Clock "in_rom[21]" has Internal fmax of 14.54 MHz between source register "w_alu:alu|mem[0]" and destination register "w_alu:alu|mem[2]" (period= 68.757 ns)
    Info: + Longest register to register delay is 65.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.521 ns) = 1.684 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~63'
        Info: 3: + IC(0.000 ns) + CELL(5.322 ns) = 7.006 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 4: + IC(0.307 ns) + CELL(0.596 ns) = 7.909 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 5: + IC(0.000 ns) + CELL(8.133 ns) = 16.042 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 6: + IC(0.305 ns) + CELL(0.495 ns) = 16.842 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 7: + IC(0.000 ns) + CELL(7.263 ns) = 24.105 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 8: + IC(0.305 ns) + CELL(0.495 ns) = 24.905 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 9: + IC(0.000 ns) + CELL(7.500 ns) = 32.405 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 10: + IC(0.298 ns) + CELL(0.495 ns) = 33.198 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 11: + IC(0.000 ns) + CELL(6.314 ns) = 39.512 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 12: + IC(0.304 ns) + CELL(0.495 ns) = 40.311 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 13: + IC(0.000 ns) + CELL(8.387 ns) = 48.698 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 14: + IC(0.340 ns) + CELL(0.517 ns) = 49.555 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 15: + IC(0.000 ns) + CELL(4.575 ns) = 54.130 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 16: + IC(0.330 ns) + CELL(0.517 ns) = 54.977 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 17: + IC(0.000 ns) + CELL(9.001 ns) = 63.978 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 18: + IC(0.352 ns) + CELL(0.177 ns) = 64.507 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~94'
        Info: 19: + IC(0.304 ns) + CELL(0.178 ns) = 64.989 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~95'
        Info: 20: + IC(0.302 ns) + CELL(0.319 ns) = 65.610 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 61.300 ns ( 93.43 % )
        Info: Total interconnect delay = 4.310 ns ( 6.57 % )
    Info: - Smallest clock skew is -2.097 ns
        Info: + Shortest clock path from clock "in_rom[21]" to destination register is 4.325 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 6; CLK Node = 'in_rom[21]'
            Info: 2: + IC(1.766 ns) + CELL(0.512 ns) = 3.202 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 16; COMB Node = 'w_alu:alu|Mux16~22'
            Info: 3: + IC(0.330 ns) + CELL(0.322 ns) = 3.854 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'w_alu:alu|Mux21~32'
            Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 4.325 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
            Info: Total cell delay = 1.936 ns ( 44.76 % )
            Info: Total interconnect delay = 2.389 ns ( 55.24 % )
        Info: - Longest clock path from clock "in_rom[21]" to source register is 6.422 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 6; CLK Node = 'in_rom[21]'
            Info: 2: + IC(1.734 ns) + CELL(0.319 ns) = 2.977 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 7; COMB Node = 'in_rom_e[21]~332'
            Info: 3: + IC(1.210 ns) + CELL(0.461 ns) = 4.648 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'w_alu:alu|mem[0]~128'
            Info: 4: + IC(0.304 ns) + CELL(0.278 ns) = 5.230 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 5: + IC(0.870 ns) + CELL(0.322 ns) = 6.422 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 2.304 ns ( 35.88 % )
            Info: Total interconnect delay = 4.118 ns ( 64.12 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.050 ns
Info: Clock "in_rom[6]" has Internal fmax of 14.88 MHz between source register "w_alu:alu|mem[0]" and destination register "w_alu:alu|mem[4]" (period= 67.189 ns)
    Info: + Longest register to register delay is 64.986 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.521 ns) = 1.684 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~63'
        Info: 3: + IC(0.000 ns) + CELL(5.322 ns) = 7.006 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 4: + IC(0.307 ns) + CELL(0.596 ns) = 7.909 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 5: + IC(0.000 ns) + CELL(8.133 ns) = 16.042 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 6: + IC(0.305 ns) + CELL(0.495 ns) = 16.842 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 7: + IC(0.000 ns) + CELL(7.263 ns) = 24.105 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 8: + IC(0.305 ns) + CELL(0.495 ns) = 24.905 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 9: + IC(0.000 ns) + CELL(7.500 ns) = 32.405 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 10: + IC(0.298 ns) + CELL(0.495 ns) = 33.198 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 11: + IC(0.000 ns) + CELL(6.314 ns) = 39.512 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 12: + IC(0.304 ns) + CELL(0.495 ns) = 40.311 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 13: + IC(0.000 ns) + CELL(8.387 ns) = 48.698 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 14: + IC(0.340 ns) + CELL(0.517 ns) = 49.555 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 15: + IC(0.000 ns) + CELL(4.575 ns) = 54.130 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 16: + IC(0.330 ns) + CELL(0.517 ns) = 54.977 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 17: + IC(0.000 ns) + CELL(9.001 ns) = 63.978 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 18: + IC(0.348 ns) + CELL(0.177 ns) = 64.503 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'w_alu:alu|Mux10~152'
        Info: 19: + IC(0.305 ns) + CELL(0.178 ns) = 64.986 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
        Info: Total cell delay = 60.981 ns ( 93.84 % )
        Info: Total interconnect delay = 4.005 ns ( 6.16 % )
    Info: - Smallest clock skew is -1.018 ns
        Info: + Shortest clock path from clock "in_rom[6]" to destination register is 6.040 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 2; CLK Node = 'in_rom[6]'
            Info: 2: + IC(2.106 ns) + CELL(0.513 ns) = 3.542 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'w_alu:alu|Mux10~149'
            Info: 3: + IC(0.848 ns) + CELL(0.521 ns) = 4.911 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'w_alu:alu|Mux10~151'
            Info: 4: + IC(0.331 ns) + CELL(0.178 ns) = 5.420 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 1; COMB Node = 'w_alu:alu|Mux24~108'
            Info: 5: + IC(0.301 ns) + CELL(0.319 ns) = 6.040 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
            Info: Total cell delay = 2.454 ns ( 40.63 % )
            Info: Total interconnect delay = 3.586 ns ( 59.37 % )
        Info: - Longest clock path from clock "in_rom[6]" to source register is 7.058 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 2; CLK Node = 'in_rom[6]'
            Info: 2: + IC(2.106 ns) + CELL(0.513 ns) = 3.542 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 17; COMB Node = 'in_rom_e[6]~330'
            Info: 3: + IC(1.197 ns) + CELL(0.545 ns) = 5.284 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'w_alu:alu|mem[0]~128'
            Info: 4: + IC(0.304 ns) + CELL(0.278 ns) = 5.866 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 5: + IC(0.870 ns) + CELL(0.322 ns) = 7.058 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 2.581 ns ( 36.57 % )
            Info: Total interconnect delay = 4.477 ns ( 63.43 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.185 ns
Info: Clock "in_rom[7]" has Internal fmax of 389.11 MHz between source register "w_alu:alu|cout_add" and destination register "w_alu:alu|mem[4]" (period= 2.57 ns)
    Info: + Longest register to register delay is 1.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.320 ns) + CELL(0.521 ns) = 0.841 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'w_alu:alu|Mux10~152'
        Info: 3: + IC(0.305 ns) + CELL(0.178 ns) = 1.324 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
        Info: Total cell delay = 0.699 ns ( 52.79 % )
        Info: Total interconnect delay = 0.625 ns ( 47.21 % )
    Info: - Smallest clock skew is -0.061 ns
        Info: + Shortest clock path from clock "in_rom[7]" to destination register is 5.827 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'in_rom[7]'
            Info: 2: + IC(2.107 ns) + CELL(0.319 ns) = 3.329 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'w_alu:alu|Mux10~149'
            Info: 3: + IC(0.848 ns) + CELL(0.521 ns) = 4.698 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'w_alu:alu|Mux10~151'
            Info: 4: + IC(0.331 ns) + CELL(0.178 ns) = 5.207 ns; Loc. = LCCOMB_X17_Y8_N4; Fanout = 1; COMB Node = 'w_alu:alu|Mux24~108'
            Info: 5: + IC(0.301 ns) + CELL(0.319 ns) = 5.827 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 1; REG Node = 'w_alu:alu|mem[4]'
            Info: Total cell delay = 2.240 ns ( 38.44 % )
            Info: Total interconnect delay = 3.587 ns ( 61.56 % )
        Info: - Longest clock path from clock "in_rom[7]" to source register is 5.888 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'in_rom[7]'
            Info: 2: + IC(2.107 ns) + CELL(0.319 ns) = 3.329 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'w_alu:alu|Mux10~149'
            Info: 3: + IC(1.193 ns) + CELL(0.322 ns) = 4.844 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 5.888 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 1.722 ns ( 29.25 % )
            Info: Total interconnect delay = 4.166 ns ( 70.75 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.185 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "run" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "run" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "register:reg_add|mem[7]" and destination pin or register "w_alu:alu|mem[3]" for clock "run" (Hold time is 77.826 ns)
    Info: + Largest clock skew is 83.960 ns
        Info: - Shortest clock path from clock "run" to source register is 4.304 ns
            Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 1; CLK Node = 'run'
            Info: 2: + IC(2.031 ns) + CELL(0.178 ns) = 3.153 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 74; COMB Node = 'clk~18'
            Info: 3: + IC(0.549 ns) + CELL(0.602 ns) = 4.304 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 19; REG Node = 'register:reg_add|mem[7]'
            Info: Total cell delay = 1.724 ns ( 40.06 % )
            Info: Total interconnect delay = 2.580 ns ( 59.94 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 5.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 19; REG Node = 'register:reg_add|mem[7]'
        Info: 2: + IC(0.977 ns) + CELL(0.178 ns) = 1.155 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add4~85'
        Info: 3: + IC(0.000 ns) + CELL(3.699 ns) = 4.854 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 4: + IC(0.351 ns) + CELL(0.178 ns) = 5.383 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 5.857 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 4.233 ns ( 72.27 % )
        Info: Total interconnect delay = 1.624 ns ( 27.73 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "in_clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_clk" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "register:reg_add|mem[7]" and destination pin or register "w_alu:alu|mem[3]" for clock "in_clk" (Hold time is 77.826 ns)
    Info: + Largest clock skew is 83.960 ns
        Info: - Shortest clock path from clock "in_clk" to source register is 3.820 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'in_clk'
            Info: 2: + IC(1.166 ns) + CELL(0.427 ns) = 2.669 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 74; COMB Node = 'clk~18'
            Info: 3: + IC(0.549 ns) + CELL(0.602 ns) = 3.820 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 19; REG Node = 'register:reg_add|mem[7]'
            Info: Total cell delay = 2.105 ns ( 55.10 % )
            Info: Total interconnect delay = 1.715 ns ( 44.90 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 5.857 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 19; REG Node = 'register:reg_add|mem[7]'
        Info: 2: + IC(0.977 ns) + CELL(0.178 ns) = 1.155 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add4~85'
        Info: 3: + IC(0.000 ns) + CELL(3.699 ns) = 4.854 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 4: + IC(0.351 ns) + CELL(0.178 ns) = 5.383 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 5: + IC(0.296 ns) + CELL(0.178 ns) = 5.857 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 4.233 ns ( 72.27 % )
        Info: Total interconnect delay = 1.624 ns ( 27.73 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "rst" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "rst" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|mem[0]" and destination pin or register "w_alu:alu|mem[3]" for clock "rst" (Hold time is 55.307 ns)
    Info: + Largest clock skew is 65.474 ns
        Info: - Shortest clock path from clock "rst" to source register is 4.851 ns
            Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_206; Fanout = 49; CLK Node = 'rst'
            Info: 2: + IC(2.205 ns) + CELL(0.521 ns) = 3.659 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 1; COMB Node = 'w_alu:alu|mem[0]~130'
            Info: 3: + IC(0.870 ns) + CELL(0.322 ns) = 4.851 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
            Info: Total cell delay = 1.776 ns ( 36.61 % )
            Info: Total interconnect delay = 3.075 ns ( 63.39 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 10.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 6; REG Node = 'w_alu:alu|mem[0]'
        Info: 2: + IC(1.163 ns) + CELL(0.495 ns) = 1.658 ns; Loc. = LCCOMB_X16_Y9_N4; Fanout = 2; COMB Node = 'w_alu:alu|Add3~64'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.738 ns; Loc. = LCCOMB_X16_Y9_N6; Fanout = 2; COMB Node = 'w_alu:alu|Add3~66'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.818 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 2; COMB Node = 'w_alu:alu|Add3~68'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.898 ns; Loc. = LCCOMB_X16_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|Add3~70'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.978 ns; Loc. = LCCOMB_X16_Y9_N12; Fanout = 2; COMB Node = 'w_alu:alu|Add3~72'
        Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.152 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 2; COMB Node = 'w_alu:alu|Add3~74'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.232 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 2; COMB Node = 'w_alu:alu|Add3~76'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 2.690 ns; Loc. = LCCOMB_X16_Y9_N18; Fanout = 2; COMB Node = 'w_alu:alu|Add3~77'
        Info: 10: + IC(0.000 ns) + CELL(6.474 ns) = 9.164 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 11: + IC(0.351 ns) + CELL(0.178 ns) = 9.693 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 12: + IC(0.296 ns) + CELL(0.178 ns) = 10.167 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 8.357 ns ( 82.20 % )
        Info: Total interconnect delay = 1.810 ns ( 17.80 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "in_rom[22]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_rom[22]" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|cout_add" and destination pin or register "w_alu:alu|mem[3]" for clock "in_rom[22]" (Hold time is 64.786 ns)
    Info: + Largest clock skew is 66.011 ns
        Info: - Shortest clock path from clock "in_rom[22]" to source register is 5.738 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 8; CLK Node = 'in_rom[22]'
            Info: 2: + IC(1.693 ns) + CELL(0.322 ns) = 2.939 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 21; COMB Node = 'in_rom_e[22]~329'
            Info: 3: + IC(1.239 ns) + CELL(0.516 ns) = 4.694 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 5.738 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 1.940 ns ( 33.81 % )
            Info: Total interconnect delay = 3.798 ns ( 66.19 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.324 ns) + CELL(0.427 ns) = 0.751 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.225 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 0.605 ns ( 49.39 % )
        Info: Total interconnect delay = 0.620 ns ( 50.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "in_rom_efficient" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_rom_efficient" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|cout_add" and destination pin or register "w_alu:alu|mem[3]" for clock "in_rom_efficient" (Hold time is 83.692 ns)
    Info: + Largest clock skew is 84.917 ns
        Info: - Shortest clock path from clock "in_rom_efficient" to source register is 5.062 ns
            Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 72; CLK Node = 'in_rom_efficient'
            Info: 2: + IC(1.384 ns) + CELL(0.178 ns) = 2.638 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 7; COMB Node = 'in_rom_e[21]~332'
            Info: 3: + IC(1.203 ns) + CELL(0.177 ns) = 4.018 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 5.062 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 1.609 ns ( 31.79 % )
            Info: Total interconnect delay = 3.453 ns ( 68.21 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.324 ns) + CELL(0.427 ns) = 0.751 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.225 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 0.605 ns ( 49.39 % )
        Info: Total interconnect delay = 0.620 ns ( 50.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "in_rom[23]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_rom[23]" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|cout_add" and destination pin or register "w_alu:alu|mem[3]" for clock "in_rom[23]" (Hold time is 64.702 ns)
    Info: + Largest clock skew is 65.927 ns
        Info: - Shortest clock path from clock "in_rom[23]" to source register is 5.742 ns
            Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 7; CLK Node = 'in_rom[23]'
            Info: 2: + IC(1.617 ns) + CELL(0.491 ns) = 3.012 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 19; COMB Node = 'in_rom_e[23]~331'
            Info: 3: + IC(1.231 ns) + CELL(0.455 ns) = 4.698 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 5.742 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 2.028 ns ( 35.32 % )
            Info: Total interconnect delay = 3.714 ns ( 64.68 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.324 ns) + CELL(0.427 ns) = 0.751 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.225 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 0.605 ns ( 49.39 % )
        Info: Total interconnect delay = 0.620 ns ( 50.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "in_rom[21]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_rom[21]" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|cout_add" and destination pin or register "w_alu:alu|mem[3]" for clock "in_rom[21]" (Hold time is 65.27 ns)
    Info: + Largest clock skew is 66.495 ns
        Info: - Shortest clock path from clock "in_rom[21]" to source register is 5.401 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 6; CLK Node = 'in_rom[21]'
            Info: 2: + IC(1.734 ns) + CELL(0.319 ns) = 2.977 ns; Loc. = LCCOMB_X19_Y8_N24; Fanout = 7; COMB Node = 'in_rom_e[21]~332'
            Info: 3: + IC(1.203 ns) + CELL(0.177 ns) = 4.357 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 5.401 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 1.598 ns ( 29.59 % )
            Info: Total interconnect delay = 3.803 ns ( 70.41 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.324 ns) + CELL(0.427 ns) = 0.751 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.225 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 0.605 ns ( 49.39 % )
        Info: Total interconnect delay = 0.620 ns ( 50.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "in_rom[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_rom[6]" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|cout_add" and destination pin or register "w_alu:alu|mem[3]" for clock "in_rom[6]" (Hold time is 65.206 ns)
    Info: + Largest clock skew is 66.431 ns
        Info: - Shortest clock path from clock "in_rom[6]" to source register is 6.101 ns
            Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_97; Fanout = 2; CLK Node = 'in_rom[6]'
            Info: 2: + IC(2.106 ns) + CELL(0.513 ns) = 3.542 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'w_alu:alu|Mux10~149'
            Info: 3: + IC(1.193 ns) + CELL(0.322 ns) = 5.057 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 6.101 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 1.936 ns ( 31.73 % )
            Info: Total interconnect delay = 4.165 ns ( 68.27 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.324 ns) + CELL(0.427 ns) = 0.751 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.225 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 0.605 ns ( 49.39 % )
        Info: Total interconnect delay = 0.620 ns ( 50.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "in_rom[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "in_rom[7]" and destination node "w_alu:alu|mem[3]"
Info: Found hold time violation between source  pin or register "w_alu:alu|cout_add" and destination pin or register "w_alu:alu|mem[3]" for clock "in_rom[7]" (Hold time is 59.707 ns)
    Info: + Largest clock skew is 60.932 ns
        Info: - Shortest clock path from clock "in_rom[7]" to source register is 5.888 ns
            Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'in_rom[7]'
            Info: 2: + IC(2.107 ns) + CELL(0.319 ns) = 3.329 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'w_alu:alu|Mux10~149'
            Info: 3: + IC(1.193 ns) + CELL(0.322 ns) = 4.844 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 1; COMB Node = 'w_alu:alu|cout_add~20'
            Info: 4: + IC(0.866 ns) + CELL(0.178 ns) = 5.888 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
            Info: Total cell delay = 1.722 ns ( 29.25 % )
            Info: Total interconnect delay = 4.166 ns ( 70.75 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 4; REG Node = 'w_alu:alu|cout_add'
        Info: 2: + IC(0.324 ns) + CELL(0.427 ns) = 0.751 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 1.225 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 0.605 ns ( 49.39 % )
        Info: Total interconnect delay = 0.620 ns ( 50.61 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "w_alu:alu|mem[2]" (data pin = "in_rom[11]", clock pin = "in_rom_efficient") is 87.448 ns
    Info: + Longest pin to register delay is 90.206 ns
        Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 4; CLK Node = 'in_rom[11]'
        Info: 2: + IC(2.169 ns) + CELL(0.322 ns) = 3.414 ns; Loc. = LCCOMB_X22_Y7_N2; Fanout = 2; COMB Node = 'wrcontroller:wrcontroller|decode:decode_l_r|out[3]~85'
        Info: 3: + IC(1.754 ns) + CELL(0.544 ns) = 5.712 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 9; COMB Node = 'wrcontroller:wrcontroller|reg_ch_r[3]'
        Info: 4: + IC(2.157 ns) + CELL(0.516 ns) = 8.385 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; COMB Node = 'dbus[2]~823'
        Info: 5: + IC(1.782 ns) + CELL(0.178 ns) = 10.345 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 4; COMB Node = 'dbus[2]~827'
        Info: 6: + IC(0.304 ns) + CELL(0.178 ns) = 10.827 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 38; COMB Node = 'dbus[2]~828'
        Info: 7: + IC(1.626 ns) + CELL(0.322 ns) = 12.775 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 4; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[0]~347'
        Info: 8: + IC(0.326 ns) + CELL(0.322 ns) = 13.423 ns; Loc. = LCCOMB_X17_Y7_N4; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|selnose[9]~349'
        Info: 9: + IC(0.315 ns) + CELL(0.491 ns) = 14.229 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[8]~305'
        Info: 10: + IC(0.299 ns) + CELL(0.495 ns) = 15.023 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[1]~11'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 15.103 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[2]~13'
        Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 15.561 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 4; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_2_result_int[3]~14'
        Info: 13: + IC(1.463 ns) + CELL(0.178 ns) = 17.202 ns; Loc. = LCCOMB_X21_Y9_N2; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[17]~307'
        Info: 14: + IC(0.298 ns) + CELL(0.495 ns) = 17.995 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~15'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 18.075 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~17'
        Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 18.533 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 5; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~18'
        Info: 17: + IC(0.896 ns) + CELL(0.178 ns) = 19.607 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~312'
        Info: 18: + IC(0.896 ns) + CELL(0.495 ns) = 20.998 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~15'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 21.078 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~17'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 21.158 ns; Loc. = LCCOMB_X21_Y9_N24; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~19'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 21.238 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~21'
        Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 21.696 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 6; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~22'
        Info: 23: + IC(0.584 ns) + CELL(0.178 ns) = 22.458 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~317'
        Info: 24: + IC(0.320 ns) + CELL(0.517 ns) = 23.295 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~17'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 23.375 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~19'
        Info: 26: + IC(0.000 ns) + CELL(0.174 ns) = 23.549 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~21'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 23.629 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~23'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 23.709 ns; Loc. = LCCOMB_X22_Y9_N18; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~25'
        Info: 29: + IC(0.000 ns) + CELL(0.458 ns) = 24.167 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 7; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~26'
        Info: 30: + IC(0.328 ns) + CELL(0.319 ns) = 24.814 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 3; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[40]~323'
        Info: 31: + IC(0.904 ns) + CELL(0.517 ns) = 26.235 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[1]~19'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 26.315 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~21'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 26.395 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~23'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 26.475 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~25'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 26.555 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~27'
        Info: 36: + IC(0.000 ns) + CELL(0.174 ns) = 26.729 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~29'
        Info: 37: + IC(0.000 ns) + CELL(0.458 ns) = 27.187 ns; Loc. = LCCOMB_X21_Y10_N16; Fanout = 8; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~30'
        Info: 38: + IC(0.346 ns) + CELL(0.322 ns) = 27.855 ns; Loc. = LCCOMB_X21_Y10_N30; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[49]~329'
        Info: 39: + IC(0.499 ns) + CELL(0.517 ns) = 28.871 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~23'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 28.951 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~25'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 29.031 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~27'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 29.111 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~29'
        Info: 43: + IC(0.000 ns) + CELL(0.174 ns) = 29.285 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~31'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 29.365 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~33'
        Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 29.823 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 2; COMB Node = 'w_alu:alu|lpm_divide:Div0|lpm_divide_5dm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~34'
        Info: 46: + IC(0.000 ns) + CELL(1.779 ns) = 31.602 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[0]~457'
            Info: Loc. = LCCOMB_X16_Y8_N2; Node "w_alu:alu|out[0]~457"
            Info: Loc. = LCCOMB_X16_Y6_N6; Node "w_alu:alu|out[0]~456"
            Info: Loc. = LCCOMB_X16_Y6_N12; Node "w_alu:alu|Mux11~54"
            Info: Loc. = LCCOMB_X16_Y8_N14; Node "w_alu:alu|Add1~56"
            Info: Loc. = LCCOMB_X16_Y6_N26; Node "w_alu:alu|Mux11~53"
            Info: Loc. = LCCOMB_X19_Y8_N26; Node "w_alu:alu|Mux9~8"
        Info: 47: + IC(0.307 ns) + CELL(0.596 ns) = 32.505 ns; Loc. = LCCOMB_X16_Y8_N14; Fanout = 3; COMB Node = 'w_alu:alu|Add1~57'
        Info: 48: + IC(0.000 ns) + CELL(8.133 ns) = 40.638 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[1]~453'
            Info: Loc. = LCCOMB_X18_Y10_N26; Node "w_alu:alu|Mux1~87"
            Info: Loc. = LCCOMB_X16_Y9_N2; Node "w_alu:alu|Mux1~83"
            Info: Loc. = LCCOMB_X16_Y8_N0; Node "w_alu:alu|out[1]~453"
            Info: Loc. = LCCOMB_X18_Y10_N24; Node "w_alu:alu|Mux1~86"
            Info: Loc. = LCCOMB_X22_Y10_N24; Node "w_alu:alu|Mux1~85"
            Info: Loc. = LCCOMB_X16_Y9_N24; Node "w_alu:alu|Mux1~82"
            Info: Loc. = LCCOMB_X16_Y8_N16; Node "w_alu:alu|Add1~58"
        Info: 49: + IC(0.305 ns) + CELL(0.495 ns) = 41.438 ns; Loc. = LCCOMB_X16_Y8_N16; Fanout = 3; COMB Node = 'w_alu:alu|Add1~59'
        Info: 50: + IC(0.000 ns) + CELL(7.263 ns) = 48.701 ns; Loc. = LCCOMB_X16_Y8_N4; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[2]~458'
            Info: Loc. = LCCOMB_X16_Y8_N4; Node "w_alu:alu|out[2]~458"
            Info: Loc. = LCCOMB_X18_Y9_N0; Node "w_alu:alu|Mux0~22"
            Info: Loc. = LCCOMB_X21_Y8_N26; Node "w_alu:alu|Mux0~20"
            Info: Loc. = LCCOMB_X21_Y8_N8; Node "w_alu:alu|Mux0~19"
            Info: Loc. = LCCOMB_X18_Y10_N28; Node "w_alu:alu|Mux0~23"
            Info: Loc. = LCCOMB_X21_Y8_N22; Node "w_alu:alu|Mux0~21"
            Info: Loc. = LCCOMB_X16_Y8_N18; Node "w_alu:alu|Add1~60"
        Info: 51: + IC(0.305 ns) + CELL(0.495 ns) = 49.501 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 3; COMB Node = 'w_alu:alu|Add1~61'
        Info: 52: + IC(0.000 ns) + CELL(7.500 ns) = 57.001 ns; Loc. = LCCOMB_X16_Y8_N30; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[3]~459'
            Info: Loc. = LCCOMB_X18_Y10_N6; Node "w_alu:alu|Mux12~182"
            Info: Loc. = LCCOMB_X16_Y9_N0; Node "w_alu:alu|Mux12~178"
            Info: Loc. = LCCOMB_X16_Y8_N30; Node "w_alu:alu|out[3]~459"
            Info: Loc. = LCCOMB_X18_Y9_N2; Node "w_alu:alu|Mux12~181"
            Info: Loc. = LCCOMB_X16_Y9_N30; Node "w_alu:alu|Mux12~177"
            Info: Loc. = LCCOMB_X16_Y8_N20; Node "w_alu:alu|Add1~62"
            Info: Loc. = LCCOMB_X18_Y9_N8; Node "w_alu:alu|Mux12~180"
            Info: Loc. = LCCOMB_X18_Y9_N28; Node "w_alu:alu|Mux12~179"
        Info: 53: + IC(0.298 ns) + CELL(0.495 ns) = 57.794 ns; Loc. = LCCOMB_X16_Y8_N20; Fanout = 3; COMB Node = 'w_alu:alu|Add1~63'
        Info: 54: + IC(0.000 ns) + CELL(6.314 ns) = 64.108 ns; Loc. = LCCOMB_X16_Y8_N8; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[4]~460'
            Info: Loc. = LCCOMB_X15_Y9_N12; Node "w_alu:alu|Mux13~19"
            Info: Loc. = LCCOMB_X16_Y8_N22; Node "w_alu:alu|Add1~64"
            Info: Loc. = LCCOMB_X16_Y8_N8; Node "w_alu:alu|out[4]~460"
            Info: Loc. = LCCOMB_X18_Y10_N2; Node "w_alu:alu|Mux13~23"
            Info: Loc. = LCCOMB_X18_Y10_N0; Node "w_alu:alu|Mux13~22"
            Info: Loc. = LCCOMB_X15_Y9_N2; Node "w_alu:alu|Mux13~21"
        Info: 55: + IC(0.304 ns) + CELL(0.495 ns) = 64.907 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 3; COMB Node = 'w_alu:alu|Add1~65'
        Info: 56: + IC(0.000 ns) + CELL(8.387 ns) = 73.294 ns; Loc. = LCCOMB_X16_Y8_N10; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[5]~461'
            Info: Loc. = LCCOMB_X16_Y8_N24; Node "w_alu:alu|Add1~66"
            Info: Loc. = LCCOMB_X16_Y8_N10; Node "w_alu:alu|out[5]~461"
            Info: Loc. = LCCOMB_X18_Y9_N6; Node "w_alu:alu|Mux14~23"
            Info: Loc. = LCCOMB_X18_Y9_N4; Node "w_alu:alu|Mux14~22"
            Info: Loc. = LCCOMB_X17_Y7_N22; Node "w_alu:alu|Mux14~21"
            Info: Loc. = LCCOMB_X17_Y7_N10; Node "w_alu:alu|Mux14~20"
            Info: Loc. = LCCOMB_X16_Y9_N28; Node "w_alu:alu|Mux14~19"
            Info: Loc. = LCCOMB_X16_Y9_N26; Node "w_alu:alu|Mux14~18"
        Info: 57: + IC(0.340 ns) + CELL(0.517 ns) = 74.151 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 3; COMB Node = 'w_alu:alu|Add1~67'
        Info: 58: + IC(0.000 ns) + CELL(4.575 ns) = 78.726 ns; Loc. = LCCOMB_X16_Y8_N12; Fanout = 4; COMB LOOP Node = 'w_alu:alu|out[6]~462'
            Info: Loc. = LCCOMB_X16_Y8_N12; Node "w_alu:alu|out[6]~462"
            Info: Loc. = LCCOMB_X16_Y6_N28; Node "w_alu:alu|Mux15~23"
            Info: Loc. = LCCOMB_X16_Y6_N18; Node "w_alu:alu|Mux15~22"
            Info: Loc. = LCCOMB_X16_Y6_N16; Node "w_alu:alu|Mux15~21"
            Info: Loc. = LCCOMB_X16_Y6_N2; Node "w_alu:alu|Mux15~19"
            Info: Loc. = LCCOMB_X16_Y8_N26; Node "w_alu:alu|Add1~68"
        Info: 59: + IC(0.330 ns) + CELL(0.517 ns) = 79.573 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 2; COMB Node = 'w_alu:alu|Add1~69'
        Info: 60: + IC(0.000 ns) + CELL(9.001 ns) = 88.574 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 7; COMB LOOP Node = 'w_alu:alu|out[7]~463'
            Info: Loc. = LCCOMB_X17_Y8_N30; Node "w_alu:alu|out[7]~463"
            Info: Loc. = LCCOMB_X21_Y8_N10; Node "w_alu:alu|Mux17~19"
            Info: Loc. = LCCOMB_X21_Y8_N6; Node "w_alu:alu|Mux17~20"
            Info: Loc. = LCCOMB_X15_Y9_N4; Node "w_alu:alu|Mux17~17"
            Info: Loc. = LCCOMB_X16_Y8_N28; Node "w_alu:alu|Add1~70"
            Info: Loc. = LCCOMB_X18_Y10_N30; Node "w_alu:alu|Mux17~22"
            Info: Loc. = LCCOMB_X18_Y10_N4; Node "w_alu:alu|Mux17~21"
            Info: Loc. = LCCOMB_X16_Y9_N22; Node "w_alu:alu|Mux17~18"
        Info: 61: + IC(0.352 ns) + CELL(0.177 ns) = 89.103 ns; Loc. = LCCOMB_X17_Y8_N2; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~94'
        Info: 62: + IC(0.304 ns) + CELL(0.178 ns) = 89.585 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 1; COMB Node = 'w_alu:alu|Mux20~95'
        Info: 63: + IC(0.302 ns) + CELL(0.319 ns) = 90.206 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 69.793 ns ( 77.37 % )
        Info: Total interconnect delay = 20.413 ns ( 22.63 % )
    Info: + Micro setup delay of destination is 1.050 ns
    Info: - Shortest clock path from clock "in_rom_efficient" to destination register is 3.808 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 72; CLK Node = 'in_rom_efficient'
        Info: 2: + IC(1.287 ns) + CELL(0.322 ns) = 2.685 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 16; COMB Node = 'w_alu:alu|Mux16~22'
        Info: 3: + IC(0.330 ns) + CELL(0.322 ns) = 3.337 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'w_alu:alu|Mux21~32'
        Info: 4: + IC(0.293 ns) + CELL(0.178 ns) = 3.808 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 3; REG Node = 'w_alu:alu|mem[2]'
        Info: Total cell delay = 1.898 ns ( 49.84 % )
        Info: Total interconnect delay = 1.910 ns ( 50.16 % )
Info: Can't find any paths of type Clock between source node "in_rom[11]" and destination node "w_alu:alu|mem[4]"
Info: Can't find any paths of type TCO between source node "in_rom[11]" and destination node "led[4]"
Info: Longest tpd from source pin "in_rom[5]" to destination pin "addr_ram[3]" is 14.251 ns
    Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_96; Fanout = 8; PIN Node = 'in_rom[5]'
    Info: 2: + IC(7.292 ns) + CELL(0.544 ns) = 8.749 ns; Loc. = LCCOMB_X19_Y11_N30; Fanout = 1; COMB Node = 'addrforram:addrforram|addr_ram[3]~339'
    Info: 3: + IC(2.446 ns) + CELL(3.056 ns) = 14.251 ns; Loc. = PIN_171; Fanout = 0; PIN Node = 'addr_ram[3]'
    Info: Total cell delay = 4.513 ns ( 31.67 % )
    Info: Total interconnect delay = 9.738 ns ( 68.33 % )
Info: Can't find any paths of type Clock between source node "in_rom[11]" and destination node "w_alu:alu|mem[3]"
Info: th for register "w_alu:alu|mem[3]" (data pin = "in_rom_efficient", clock pin = "in_rom[11]") is 85.998 ns
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.072 ns
        Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 72; CLK Node = 'in_rom_efficient'
        Info: 2: + IC(1.285 ns) + CELL(0.322 ns) = 2.683 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'w_alu:alu|Mux10~151'
        Info: 3: + IC(0.593 ns) + CELL(0.322 ns) = 3.598 ns; Loc. = LCCOMB_X17_Y8_N6; Fanout = 1; COMB Node = 'w_alu:alu|Mux22~48'
        Info: 4: + IC(0.296 ns) + CELL(0.178 ns) = 4.072 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 1; REG Node = 'w_alu:alu|mem[3]'
        Info: Total cell delay = 1.898 ns ( 46.61 % )
        Info: Total interconnect delay = 2.174 ns ( 53.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Tue Oct 31 15:55:50 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


