<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>line_write_read</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./line_write_read.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./line_write_read_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./line_write_read.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\double_flop.vhd" module_class="HdlModule" name="double_flop" state="GOOD" type="2"/><module file="hdl\Image_Enhancement.vhd" module_class="HdlModule" name="Image_Enhancement" state="GOOD" type="2"/><module file="hdl\LCD_FSM.vhd" module_class="HdlModule" name="LCD_FSM" state="GOOD" type="2"/><module module_class="ComponentModule" name="mux::work" state="GOOD" type="1"/><module file="hdl\RamDualPort.vhd" module_class="HdlModule" name="ramDualPort" state="GOOD" type="2"/><module file="hdl\Write_LSRAM.vhd" module_class="HdlModule" name="WRITE_LSRAM" state="GOOD" type="2"/><module module_class="ComponentModule" name="xy_display::work" state="GOOD" type="1"/><module file="hdl\XY_GENERATOR.vhd" module_class="HdlModule" name="xy_generator" state="GOOD" type="2"/></dependentModules></vendorExtensions><model><signals><signal><name>H_REF_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SYS_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESETN_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>V_SYNC_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>init_done_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>dc_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>cs_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>lcd_wr_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DATA_I</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>data_o</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>R_CONST_I</name><direction>in</direction><left>9</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>G_CONST_I</name><direction>in</direction><left>9</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>B_CONST_I</name><direction>in</direction><left>9</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>COMMON_CONST_I</name><direction>in</direction><left>19</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>