INFO: [VRFC 10-2263] Analyzing Verilog file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.srcs/sources_1/ip/floating_point_acc_0/sim/floating_point_acc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_acc_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.srcs/sources_1/ip/floating_point_mult_0/sim/floating_point_mult_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_mult_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.srcs/sources_1/imports/vhd/fp_vect_prod_dp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fp_vect_prod_dp
INFO: [VRFC 10-163] Analyzing VHDL file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.srcs/sources_1/imports/vhd/my_axis_float_matp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_axis_float_matp
INFO: [VRFC 10-163] Analyzing VHDL file "D:/User/Desktop/COProj/FloatIP/FloatIP/FloatIP.srcs/sources_1/imports/vhd/tb_float_mats.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_float_mats
