OPT_DESIGN_PATH=D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/work/@_opt
