 
# Yosys synthesis script for ft
# Read source files
read_verilog -sv ../../../yosys-rs-plugin/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog ft.v

# Technology mapping
hierarchy -top ft

setattr -set keep 1 w:\clk
setattr -set keep 1 w:\din
setattr -set keep 1 w:\dout


plugin -i synth-rs

synth_rs -tech genesis3 -de -goal mixed   -effort high -carry auto -new_dsp19x2 -new_tdp36k -max_lut 17472 -max_reg 34944 -max_device_dsp 56 -max_device_bram 56 -max_device_carry_length 336 -max_dsp 56 -max_bram 56 -max_carry_length 336  -fsm_encoding onehot   -de_max_threads -1   

plugin -i design-edit
design_edit -tech genesis3 -sdc ft.sdc -json ./tmp/io_config.json -w ./tmp//wrapper_ft_post_synth.v ./tmp//wrapper_ft_post_synth.eblif

write_verilog -noexpr -nodec -v ./tmp/ft_post_synth.v
write_blif -param ./tmp/ft_post_synth.eblif

  