

================================================================
== Vivado HLS Report for 'gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Mon Jan 30 18:28:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.329 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       22|       22| 0.110 us | 0.110 us |   21|   21| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124         |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1         |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        |grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148           |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0           |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_156  |sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_170  |tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 21, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_9_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 24 'read' 'data_9_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 25 'read' 'data_8_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 26 'read' 'data_7_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 27 'read' 'data_6_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_5_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 28 'read' 'data_5_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_4_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 29 'read' 'data_4_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 30 'read' 'data_3_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 31 'read' 'data_2_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 32 'read' 'data_1_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 33 'read' 'data_0_V_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [6/6] (3.34ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 34 'call' 'call_ret1' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%reset_state_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset_state)" [firmware/nnet_utils/nnet_recurrent.h:414]   --->   Operation 35 'read' 'reset_state_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%h_state_V_0_load = load i16* @h_state_V_0, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 36 'load' 'h_state_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_state_V_1_load = load i16* @h_state_V_1, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 37 'load' 'h_state_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%h_state_V_2_load = load i16* @h_state_V_2, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 38 'load' 'h_state_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%h_state_V_3_load = load i16* @h_state_V_3, align 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 39 'load' 'h_state_V_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln443 = select i1 %reset_state_read, i16 0, i16 %h_state_V_0_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 40 'select' 'select_ln443' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%select_ln443_1 = select i1 %reset_state_read, i16 0, i16 %h_state_V_1_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 41 'select' 'select_ln443_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.80ns)   --->   "%select_ln443_2 = select i1 %reset_state_read, i16 0, i16 %h_state_V_2_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 42 'select' 'select_ln443_2' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%select_ln443_3 = select i1 %reset_state_read, i16 0, i16 %h_state_V_3_load" [firmware/nnet_utils/nnet_recurrent.h:443]   --->   Operation 43 'select' 'select_ln443_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [5/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 44 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 45 [5/5] (3.34ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 45 'call' 'call_ret' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.25>
ST_3 : Operation 46 [4/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 46 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [4/5] (4.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 48 [3/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 48 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [3/5] (4.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.25>
ST_5 : Operation 50 [2/6] (4.19ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 50 'call' 'call_ret1' <Predicate = true> <Delay = 4.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [2/5] (4.25ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 51 'call' 'call_ret' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 52 [1/6] (3.90ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1(i16 %data_0_V_read_4, i16 %data_1_V_read_4, i16 %data_2_V_read_4, i16 %data_3_V_read_4, i16 %data_4_V_read_3, i16 %data_5_V_read_3, i16 %data_6_V_read_3, i16 %data_7_V_read_3, i16 %data_8_V_read_2, i16 %data_9_V_read11)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 52 'call' 'call_ret1' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [1/5] (3.90ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0(i16 %select_ln443, i16 %select_ln443_1, i16 %select_ln443_2, i16 %select_ln443_3)" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 53 'call' 'call_ret' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmpres_state_zr_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 54 'extractvalue' 'tmpres_state_zr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmpres_state_zr_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 9" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 55 'extractvalue' 'tmpres_state_zr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmpres_state_zr_s = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 10" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 56 'extractvalue' 'tmpres_state_zr_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmpres_state_zr_10 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 11" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 57 'extractvalue' 'tmpres_state_zr_10' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.07>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_0_V)   --->   "%tmpres = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 58 'extractvalue' 'tmpres' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_1_V)   --->   "%tmpres_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 59 'extractvalue' 'tmpres_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_2_V)   --->   "%tmpres_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 60 'extractvalue' 'tmpres_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_3_V)   --->   "%tmpres_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 61 'extractvalue' 'tmpres_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_4_V)   --->   "%tmpres_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 62 'extractvalue' 'tmpres_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_5_V)   --->   "%tmpres_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 63 'extractvalue' 'tmpres_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_6_V)   --->   "%tmpres_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 64 'extractvalue' 'tmpres_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_7_V)   --->   "%tmpres_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 65 'extractvalue' 'tmpres_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_0_V)   --->   "%tmpres_state_zr = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 66 'extractvalue' 'tmpres_state_zr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_1_V)   --->   "%tmpres_state_zr_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 67 'extractvalue' 'tmpres_state_zr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_2_V)   --->   "%tmpres_state_zr_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 68 'extractvalue' 'tmpres_state_zr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_3_V)   --->   "%tmpres_state_zr_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 69 'extractvalue' 'tmpres_state_zr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_4_V)   --->   "%tmpres_state_zr_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 70 'extractvalue' 'tmpres_state_zr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_5_V)   --->   "%tmpres_state_zr_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 71 'extractvalue' 'tmpres_state_zr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_6_V)   --->   "%tmpres_state_zr_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 72 'extractvalue' 'tmpres_state_zr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node inputacc_zr_7_V)   --->   "%tmpres_state_zr_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:451]   --->   Operation 73 'extractvalue' 'tmpres_state_zr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_0_V = add i16 %tmpres, %tmpres_state_zr" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 74 'add' 'inputacc_zr_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_1_V = add i16 %tmpres_1, %tmpres_state_zr_1" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 75 'add' 'inputacc_zr_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_2_V = add i16 %tmpres_2, %tmpres_state_zr_2" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 76 'add' 'inputacc_zr_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_3_V = add i16 %tmpres_3, %tmpres_state_zr_3" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 77 'add' 'inputacc_zr_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_4_V = add i16 %tmpres_4, %tmpres_state_zr_4" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 78 'add' 'inputacc_zr_4_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_5_V = add i16 %tmpres_5, %tmpres_state_zr_5" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 79 'add' 'inputacc_zr_5_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_6_V = add i16 %tmpres_6, %tmpres_state_zr_6" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 80 'add' 'inputacc_zr_6_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_zr_7_V = add i16 %tmpres_7, %tmpres_state_zr_7" [firmware/nnet_utils/nnet_recurrent.h:457]   --->   Operation 81 'add' 'inputacc_zr_7_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.15>
ST_8 : Operation 82 [4/4] (3.15ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 82 'call' 'call_ret_i' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.02>
ST_9 : Operation 83 [3/4] (4.02ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 83 'call' 'call_ret_i' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.02>
ST_10 : Operation 84 [2/4] (4.02ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 84 'call' 'call_ret_i' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 85 [1/4] (3.25ns)   --->   "%call_ret_i = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"(i16 %inputacc_zr_0_V, i16 %inputacc_zr_1_V, i16 %inputacc_zr_2_V, i16 %inputacc_zr_3_V, i16 %inputacc_zr_4_V, i16 %inputacc_zr_5_V, i16 %inputacc_zr_6_V, i16 %inputacc_zr_7_V)" [firmware/nnet_utils/nnet_recr_activations.h:43->firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 85 'call' 'call_ret_i' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%tmpres_zr = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 0" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 86 'extractvalue' 'tmpres_zr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%tmpres_zr_1 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 1" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 87 'extractvalue' 'tmpres_zr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%tmpres_zr_2 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 2" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 88 'extractvalue' 'tmpres_zr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%tmpres_zr_3 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 3" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 89 'extractvalue' 'tmpres_zr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%tmpres_zr_4 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 4" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 90 'extractvalue' 'tmpres_zr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%tmpres_zr_5 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 5" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 91 'extractvalue' 'tmpres_zr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%tmpres_zr_6 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 6" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 92 'extractvalue' 'tmpres_zr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%tmpres_zr_7 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret_i, 7" [firmware/nnet_utils/nnet_recurrent.h:461]   --->   Operation 93 'extractvalue' 'tmpres_zr_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %tmpres_zr_4 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 94 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %tmpres_state_zr_8 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 95 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1118_20" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 96 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %tmpres_zr_5 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 97 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %tmpres_state_zr_9 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 98 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i26 %sext_ln1118_21, %sext_ln1118_22" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 99 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i16 %tmpres_zr_6 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 100 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i16 %tmpres_state_zr_s to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 101 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i26 %sext_ln1118_23, %sext_ln1118_24" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 102 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i16 %tmpres_zr_7 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 103 'sext' 'sext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i16 %tmpres_state_zr_10 to i26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 104 'sext' 'sext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 %sext_ln1118_25, %sext_ln1118_26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 105 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.89>
ST_13 : Operation 106 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1118_20" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 106 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 107 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i26 %sext_ln1118_21, %sext_ln1118_22" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 107 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 108 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i26 %sext_ln1118_23, %sext_ln1118_24" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 108 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 109 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 %sext_ln1118_25, %sext_ln1118_26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 109 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 110 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1118_20" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 110 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 111 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_20 = mul i26 %sext_ln1118_21, %sext_ln1118_22" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 111 'mul' 'mul_ln1118_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 112 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_21 = mul i26 %sext_ln1118_23, %sext_ln1118_24" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 112 'mul' 'mul_ln1118_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_22 = mul i26 %sext_ln1118_25, %sext_ln1118_26" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 113 'mul' 'mul_ln1118_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.07>
ST_15 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_0_V)   --->   "%tmpres_8 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 114 'extractvalue' 'tmpres_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_1_V)   --->   "%tmpres_9 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 9" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 115 'extractvalue' 'tmpres_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_2_V)   --->   "%tmpres_s = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 10" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 116 'extractvalue' 'tmpres_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_3_V)   --->   "%tmpres_10 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 11" [firmware/nnet_utils/nnet_dense.h:46->firmware/nnet_utils/nnet_recurrent.h:450]   --->   Operation 117 'extractvalue' 'tmpres_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_0_V)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 118 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_1_V)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_20, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 119 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_2_V)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_21, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 120 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node inputacc_h_3_V)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_22, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:468]   --->   Operation 121 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_0_V = add i16 %tmpres_8, %trunc_ln" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 122 'add' 'inputacc_h_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_1_V = add i16 %tmpres_9, %trunc_ln708_s" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 123 'add' 'inputacc_h_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_2_V = add i16 %tmpres_s, %trunc_ln708_2" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 124 'add' 'inputacc_h_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (2.07ns) (out node of the LUT)   --->   "%inputacc_h_3_V = add i16 %tmpres_10, %trunc_ln708_3" [firmware/nnet_utils/nnet_recurrent.h:475]   --->   Operation 125 'add' 'inputacc_h_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.15>
ST_16 : Operation 126 [4/4] (3.15ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 126 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.32>
ST_17 : Operation 127 [3/4] (4.32ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 127 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.32>
ST_18 : Operation 128 [2/4] (4.32ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 128 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 129 [1/4] (3.25ns)   --->   "%call_ret_i1 = call fastcc { i16, i16, i16, i16 } @"tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"(i16 %inputacc_h_0_V, i16 %inputacc_h_1_V, i16 %inputacc_h_2_V, i16 %inputacc_h_3_V)" [firmware/nnet_utils/nnet_recr_activations.h:55->firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 129 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmpres_h_0_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 0" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 130 'extractvalue' 'tmpres_h_0_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%tmpres_h_1_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 1" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 131 'extractvalue' 'tmpres_h_1_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%tmpres_h_2_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 2" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 132 'extractvalue' 'tmpres_h_2_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tmpres_h_3_V = extractvalue { i16, i16, i16, i16 } %call_ret_i1, 3" [firmware/nnet_utils/nnet_recurrent.h:479]   --->   Operation 133 'extractvalue' 'tmpres_h_3_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i16 %tmpres_zr to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 134 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (2.07ns)   --->   "%sub_ln1193 = sub i17 1024, %sext_ln1193" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 135 'sub' 'sub_ln1193' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i16 %tmpres_zr_1 to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 136 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (2.07ns)   --->   "%sub_ln1193_1 = sub i17 1024, %sext_ln1193_1" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 137 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1193_2 = sext i16 %tmpres_zr_2 to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 138 'sext' 'sext_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (2.07ns)   --->   "%sub_ln1193_2 = sub i17 1024, %sext_ln1193_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 139 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1193_3 = sext i16 %tmpres_zr_3 to i17" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 140 'sext' 'sext_ln1193_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (2.07ns)   --->   "%sub_ln1193_3 = sub i17 1024, %sext_ln1193_3" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 141 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.89>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %tmpres_h_0_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 142 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i17 %sub_ln1193 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 143 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703 = mul i26 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 144 'mul' 'mul_ln703' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %tmpres_h_1_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 145 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i17 %sub_ln1193_1 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 146 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i26 %sext_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 147 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i16 %tmpres_h_2_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 148 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i17 %sub_ln1193_2 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 149 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 %sext_ln703_8, %sext_ln703_7" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 150 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i16 %tmpres_h_3_V to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 151 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i17 %sub_ln1193_3 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 152 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 153 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_3 = mul i26 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 153 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.89>
ST_21 : Operation 154 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703 = mul i26 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 154 'mul' 'mul_ln703' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %select_ln443 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 155 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i16 %tmpres_zr to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 156 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_1, %sext_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 157 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 158 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i26 %sext_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 158 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i16 %select_ln443_1 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 159 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %tmpres_zr_1 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 160 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 161 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 162 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 %sext_ln703_8, %sext_ln703_7" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 162 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i16 %select_ln443_2 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 163 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i16 %tmpres_zr_2 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 164 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 165 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, %sext_ln1192_4" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 165 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 166 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln703_3 = mul i26 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 166 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i16 %select_ln443_3 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 167 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i16 %tmpres_zr_3 to i26" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 168 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [3/3] (1.05ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_7, %sext_ln1192_6" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 169 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 1.05>
ST_22 : Operation 170 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703 = mul i26 %sext_ln703_4, %sext_ln703" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 170 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 171 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_1, %sext_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 171 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 172 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_1 = mul i26 %sext_ln703_6, %sext_ln703_5" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 172 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 173 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 173 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 174 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_2 = mul i26 %sext_ln703_8, %sext_ln703_7" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 174 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 175 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, %sext_ln1192_4" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 175 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 176 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln703_3 = mul i26 %sext_ln703_10, %sext_ln703_9" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 176 'mul' 'mul_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 177 [2/3] (1.05ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_7, %sext_ln1192_6" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 177 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.02>
ST_23 : Operation 178 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192 = mul i26 %sext_ln1192_1, %sext_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 178 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 179 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i26 %mul_ln703, %mul_ln1192" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 179 'add' 'add_ln1192' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%h_newstate_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 180 'partselect' 'h_newstate_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1192_1 = mul i26 %sext_ln1192_3, %sext_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 181 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 182 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i26 %mul_ln703_1, %mul_ln1192_1" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 182 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%h_newstate_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 183 'partselect' 'h_newstate_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192_2 = mul i26 %sext_ln1192_5, %sext_ln1192_4" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 184 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 185 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i26 %mul_ln703_2, %mul_ln1192_2" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 185 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%h_newstate_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 186 'partselect' 'h_newstate_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_3)   --->   "%mul_ln1192_3 = mul i26 %sext_ln1192_7, %sext_ln1192_6" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 187 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 188 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_3 = add i26 %mul_ln703_3, %mul_ln1192_3" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 188 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%h_newstate_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %add_ln1192_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_recurrent.h:484]   --->   Operation 189 'partselect' 'h_newstate_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16 } undef, i16 %h_newstate_0_V_write_assign, 0" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 190 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16 } %mrv, i16 %h_newstate_1_V_write_assign, 1" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 191 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16 } %mrv_1, i16 %h_newstate_2_V_write_assign, 2" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 192 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16 } %mrv_2, i16 %h_newstate_3_V_write_assign, 3" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 193 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "store i16 %h_newstate_3_V_write_assign, i16* @h_state_V_3, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 194 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "store i16 %h_newstate_2_V_write_assign, i16* @h_state_V_2, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 195 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 196 [1/1] (0.00ns)   --->   "store i16 %h_newstate_1_V_write_assign, i16* @h_state_V_1, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "store i16 %h_newstate_0_V_write_assign, i16* @h_state_V_0, align 2" [firmware/nnet_utils/nnet_recurrent.h:446]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16 } %mrv_3" [firmware/nnet_utils/nnet_recurrent.h:487]   --->   Operation 198 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_state_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sigmoid_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
Port [ tanh_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_9_V_read11             (read        ) [ 001111100000000000000000]
data_8_V_read_2             (read        ) [ 001111100000000000000000]
data_7_V_read_3             (read        ) [ 001111100000000000000000]
data_6_V_read_3             (read        ) [ 001111100000000000000000]
data_5_V_read_3             (read        ) [ 001111100000000000000000]
data_4_V_read_3             (read        ) [ 001111100000000000000000]
data_3_V_read_4             (read        ) [ 001111100000000000000000]
data_2_V_read_4             (read        ) [ 001111100000000000000000]
data_1_V_read_4             (read        ) [ 001111100000000000000000]
data_0_V_read_4             (read        ) [ 001111100000000000000000]
reset_state_read            (read        ) [ 000000000000000000000000]
h_state_V_0_load            (load        ) [ 000000000000000000000000]
h_state_V_1_load            (load        ) [ 000000000000000000000000]
h_state_V_2_load            (load        ) [ 000000000000000000000000]
h_state_V_3_load            (load        ) [ 000000000000000000000000]
select_ln443                (select      ) [ 000111111111111111111100]
select_ln443_1              (select      ) [ 000111111111111111111100]
select_ln443_2              (select      ) [ 000111111111111111111100]
select_ln443_3              (select      ) [ 000111111111111111111100]
call_ret1                   (call        ) [ 000000011111111100000000]
call_ret                    (call        ) [ 000000010000000000000000]
tmpres_state_zr_8           (extractvalue) [ 000000011111100000000000]
tmpres_state_zr_9           (extractvalue) [ 000000011111100000000000]
tmpres_state_zr_s           (extractvalue) [ 000000011111100000000000]
tmpres_state_zr_10          (extractvalue) [ 000000011111100000000000]
tmpres                      (extractvalue) [ 000000000000000000000000]
tmpres_1                    (extractvalue) [ 000000000000000000000000]
tmpres_2                    (extractvalue) [ 000000000000000000000000]
tmpres_3                    (extractvalue) [ 000000000000000000000000]
tmpres_4                    (extractvalue) [ 000000000000000000000000]
tmpres_5                    (extractvalue) [ 000000000000000000000000]
tmpres_6                    (extractvalue) [ 000000000000000000000000]
tmpres_7                    (extractvalue) [ 000000000000000000000000]
tmpres_state_zr             (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_1           (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_2           (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_3           (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_4           (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_5           (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_6           (extractvalue) [ 000000000000000000000000]
tmpres_state_zr_7           (extractvalue) [ 000000000000000000000000]
inputacc_zr_0_V             (add         ) [ 000000001000000000000000]
inputacc_zr_1_V             (add         ) [ 000000001000000000000000]
inputacc_zr_2_V             (add         ) [ 000000001000000000000000]
inputacc_zr_3_V             (add         ) [ 000000001000000000000000]
inputacc_zr_4_V             (add         ) [ 000000001000000000000000]
inputacc_zr_5_V             (add         ) [ 000000001000000000000000]
inputacc_zr_6_V             (add         ) [ 000000001000000000000000]
inputacc_zr_7_V             (add         ) [ 000000001000000000000000]
call_ret_i                  (call        ) [ 000000000000000000000000]
tmpres_zr                   (extractvalue) [ 000000000000111111111100]
tmpres_zr_1                 (extractvalue) [ 000000000000111111111100]
tmpres_zr_2                 (extractvalue) [ 000000000000111111111100]
tmpres_zr_3                 (extractvalue) [ 000000000000111111111100]
tmpres_zr_4                 (extractvalue) [ 000000000000100000000000]
tmpres_zr_5                 (extractvalue) [ 000000000000100000000000]
tmpres_zr_6                 (extractvalue) [ 000000000000100000000000]
tmpres_zr_7                 (extractvalue) [ 000000000000100000000000]
sext_ln1118                 (sext        ) [ 000000000000011000000000]
sext_ln1118_20              (sext        ) [ 000000000000011000000000]
sext_ln1118_21              (sext        ) [ 000000000000011000000000]
sext_ln1118_22              (sext        ) [ 000000000000011000000000]
sext_ln1118_23              (sext        ) [ 000000000000011000000000]
sext_ln1118_24              (sext        ) [ 000000000000011000000000]
sext_ln1118_25              (sext        ) [ 000000000000011000000000]
sext_ln1118_26              (sext        ) [ 000000000000011000000000]
mul_ln1118                  (mul         ) [ 000000000000000100000000]
mul_ln1118_20               (mul         ) [ 000000000000000100000000]
mul_ln1118_21               (mul         ) [ 000000000000000100000000]
mul_ln1118_22               (mul         ) [ 000000000000000100000000]
tmpres_8                    (extractvalue) [ 000000000000000000000000]
tmpres_9                    (extractvalue) [ 000000000000000000000000]
tmpres_s                    (extractvalue) [ 000000000000000000000000]
tmpres_10                   (extractvalue) [ 000000000000000000000000]
trunc_ln                    (partselect  ) [ 000000000000000000000000]
trunc_ln708_s               (partselect  ) [ 000000000000000000000000]
trunc_ln708_2               (partselect  ) [ 000000000000000000000000]
trunc_ln708_3               (partselect  ) [ 000000000000000000000000]
inputacc_h_0_V              (add         ) [ 000000000000000010000000]
inputacc_h_1_V              (add         ) [ 000000000000000010000000]
inputacc_h_2_V              (add         ) [ 000000000000000010000000]
inputacc_h_3_V              (add         ) [ 000000000000000010000000]
call_ret_i1                 (call        ) [ 000000000000000000000000]
tmpres_h_0_V                (extractvalue) [ 000000000000000000001000]
tmpres_h_1_V                (extractvalue) [ 000000000000000000001000]
tmpres_h_2_V                (extractvalue) [ 000000000000000000001000]
tmpres_h_3_V                (extractvalue) [ 000000000000000000001000]
sext_ln1193                 (sext        ) [ 000000000000000000000000]
sub_ln1193                  (sub         ) [ 000000000000000000001000]
sext_ln1193_1               (sext        ) [ 000000000000000000000000]
sub_ln1193_1                (sub         ) [ 000000000000000000001000]
sext_ln1193_2               (sext        ) [ 000000000000000000000000]
sub_ln1193_2                (sub         ) [ 000000000000000000001000]
sext_ln1193_3               (sext        ) [ 000000000000000000000000]
sub_ln1193_3                (sub         ) [ 000000000000000000001000]
sext_ln703                  (sext        ) [ 010000000000000000000110]
sext_ln703_4                (sext        ) [ 010000000000000000000110]
sext_ln703_5                (sext        ) [ 010000000000000000000110]
sext_ln703_6                (sext        ) [ 010000000000000000000110]
sext_ln703_7                (sext        ) [ 010000000000000000000110]
sext_ln703_8                (sext        ) [ 010000000000000000000110]
sext_ln703_9                (sext        ) [ 010000000000000000000110]
sext_ln703_10               (sext        ) [ 010000000000000000000110]
sext_ln1192                 (sext        ) [ 011000000000000000000011]
sext_ln1192_1               (sext        ) [ 011000000000000000000011]
sext_ln1192_2               (sext        ) [ 011000000000000000000011]
sext_ln1192_3               (sext        ) [ 011000000000000000000011]
sext_ln1192_4               (sext        ) [ 011000000000000000000011]
sext_ln1192_5               (sext        ) [ 011000000000000000000011]
sext_ln1192_6               (sext        ) [ 011000000000000000000011]
sext_ln1192_7               (sext        ) [ 011000000000000000000011]
mul_ln703                   (mul         ) [ 001000000000000000000001]
mul_ln703_1                 (mul         ) [ 001000000000000000000001]
mul_ln703_2                 (mul         ) [ 001000000000000000000001]
mul_ln703_3                 (mul         ) [ 001000000000000000000001]
mul_ln1192                  (mul         ) [ 000000000000000000000000]
add_ln1192                  (add         ) [ 000000000000000000000000]
h_newstate_0_V_write_assign (partselect  ) [ 000000000000000000000000]
mul_ln1192_1                (mul         ) [ 000000000000000000000000]
add_ln1192_1                (add         ) [ 000000000000000000000000]
h_newstate_1_V_write_assign (partselect  ) [ 000000000000000000000000]
mul_ln1192_2                (mul         ) [ 000000000000000000000000]
add_ln1192_2                (add         ) [ 000000000000000000000000]
h_newstate_2_V_write_assign (partselect  ) [ 000000000000000000000000]
mul_ln1192_3                (mul         ) [ 000000000000000000000000]
add_ln1192_3                (add         ) [ 000000000000000000000000]
h_newstate_3_V_write_assign (partselect  ) [ 000000000000000000000000]
mrv                         (insertvalue ) [ 000000000000000000000000]
mrv_1                       (insertvalue ) [ 000000000000000000000000]
mrv_2                       (insertvalue ) [ 000000000000000000000000]
mrv_3                       (insertvalue ) [ 000000000000000000000000]
store_ln446                 (store       ) [ 000000000000000000000000]
store_ln446                 (store       ) [ 000000000000000000000000]
store_ln446                 (store       ) [ 000000000000000000000000]
store_ln446                 (store       ) [ 000000000000000000000000]
ret_ln487                   (ret         ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset_state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_state"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_0_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_1_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_2_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_3_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_4_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_5_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_6_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_7_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_8_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_9_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="h_state_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="h_state_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="h_state_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="h_state_V_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="sigmoid_table2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table2"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tanh_table1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_table1"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid<ap_fixed,ap_fixed,sigmoid_config2_recr>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh<ap_fixed,ap_fixed<16,6,5,3,0>,tanh_config2>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_9_V_read11_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read11/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_8_V_read_2_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_7_V_read_3_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_3/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_6_V_read_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_5_V_read_3_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_4_V_read_3_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_3_V_read_4_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_2_V_read_4_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_4/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_1_V_read_4_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_0_V_read_4_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_4/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="reset_state_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_state_read/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="192" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="16" slack="0"/>
<pin id="128" dir="0" index="3" bw="16" slack="0"/>
<pin id="129" dir="0" index="4" bw="16" slack="0"/>
<pin id="130" dir="0" index="5" bw="16" slack="0"/>
<pin id="131" dir="0" index="6" bw="16" slack="0"/>
<pin id="132" dir="0" index="7" bw="16" slack="0"/>
<pin id="133" dir="0" index="8" bw="16" slack="0"/>
<pin id="134" dir="0" index="9" bw="16" slack="0"/>
<pin id="135" dir="0" index="10" bw="16" slack="0"/>
<pin id="136" dir="1" index="11" bw="192" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="192" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="0" index="3" bw="16" slack="0"/>
<pin id="153" dir="0" index="4" bw="16" slack="0"/>
<pin id="154" dir="1" index="5" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="128" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="0" index="2" bw="16" slack="1"/>
<pin id="160" dir="0" index="3" bw="16" slack="1"/>
<pin id="161" dir="0" index="4" bw="16" slack="1"/>
<pin id="162" dir="0" index="5" bw="16" slack="1"/>
<pin id="163" dir="0" index="6" bw="16" slack="1"/>
<pin id="164" dir="0" index="7" bw="16" slack="1"/>
<pin id="165" dir="0" index="8" bw="16" slack="1"/>
<pin id="166" dir="0" index="9" bw="10" slack="0"/>
<pin id="167" dir="1" index="10" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="1"/>
<pin id="173" dir="0" index="2" bw="16" slack="1"/>
<pin id="174" dir="0" index="3" bw="16" slack="1"/>
<pin id="175" dir="0" index="4" bw="16" slack="1"/>
<pin id="176" dir="0" index="5" bw="11" slack="0"/>
<pin id="177" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/16 "/>
</bind>
</comp>

<comp id="180" class="1004" name="h_state_V_0_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V_0_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="h_state_V_1_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V_1_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="h_state_V_2_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V_2_load/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="h_state_V_3_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_state_V_3_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln443_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln443/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln443_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="16" slack="0"/>
<pin id="209" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln443_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln443_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="16" slack="0"/>
<pin id="218" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln443_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln443_3_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln443_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmpres_state_zr_8_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="192" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_8/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmpres_state_zr_9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="192" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_9/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmpres_state_zr_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="192" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_s/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmpres_state_zr_10_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="192" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_10/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmpres_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="192" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmpres_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="192" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_1/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmpres_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="192" slack="1"/>
<pin id="256" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_2/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmpres_3_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="192" slack="1"/>
<pin id="259" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_3/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmpres_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="192" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_4/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmpres_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="192" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_5/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmpres_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="192" slack="1"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_6/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmpres_7_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="192" slack="1"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_7/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmpres_state_zr_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="192" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmpres_state_zr_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="192" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_1/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmpres_state_zr_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="192" slack="1"/>
<pin id="280" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_2/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmpres_state_zr_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="192" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_3/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmpres_state_zr_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="192" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_4/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmpres_state_zr_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="192" slack="1"/>
<pin id="289" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_5/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmpres_state_zr_6_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="192" slack="1"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_6/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmpres_state_zr_7_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="192" slack="1"/>
<pin id="295" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_state_zr_7/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="inputacc_zr_0_V_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_0_V/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="inputacc_zr_1_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_1_V/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="inputacc_zr_2_V_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_2_V/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="inputacc_zr_3_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_3_V/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="inputacc_zr_4_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_4_V/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="inputacc_zr_5_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_5_V/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="inputacc_zr_6_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_6_V/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="inputacc_zr_7_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_zr_7_V/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmpres_zr_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="128" slack="0"/>
<pin id="346" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr/11 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmpres_zr_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="128" slack="0"/>
<pin id="350" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_1/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmpres_zr_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="128" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_2/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmpres_zr_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="128" slack="0"/>
<pin id="358" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_3/11 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmpres_zr_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_4/11 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmpres_zr_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="128" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_5/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmpres_zr_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="128" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_6/11 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmpres_zr_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_zr_7/11 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln1118_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln1118_20_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="6"/>
<pin id="381" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sext_ln1118_21_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sext_ln1118_22_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="6"/>
<pin id="387" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/12 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln1118_23_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="1"/>
<pin id="390" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln1118_24_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="6"/>
<pin id="393" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln1118_25_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_25/12 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1118_26_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="16" slack="6"/>
<pin id="399" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_26/12 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmpres_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="192" slack="9"/>
<pin id="402" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_8/15 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmpres_9_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="192" slack="9"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_9/15 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmpres_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="192" slack="9"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_s/15 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmpres_10_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="192" slack="9"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_10/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="26" slack="1"/>
<pin id="415" dir="0" index="2" bw="5" slack="0"/>
<pin id="416" dir="0" index="3" bw="6" slack="0"/>
<pin id="417" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/15 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln708_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="26" slack="1"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="0" index="3" bw="6" slack="0"/>
<pin id="426" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/15 "/>
</bind>
</comp>

<comp id="430" class="1004" name="trunc_ln708_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="26" slack="1"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln708_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="0" index="1" bw="26" slack="1"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/15 "/>
</bind>
</comp>

<comp id="448" class="1004" name="inputacc_h_0_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_h_0_V/15 "/>
</bind>
</comp>

<comp id="454" class="1004" name="inputacc_h_1_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_h_1_V/15 "/>
</bind>
</comp>

<comp id="460" class="1004" name="inputacc_h_2_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_h_2_V/15 "/>
</bind>
</comp>

<comp id="466" class="1004" name="inputacc_h_3_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputacc_h_3_V/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmpres_h_0_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_h_0_V/19 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmpres_h_1_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_h_1_V/19 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmpres_h_2_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_h_2_V/19 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmpres_h_3_V_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmpres_h_3_V/19 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln1193_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="8"/>
<pin id="490" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193/19 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln1193_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="0" index="1" bw="16" slack="0"/>
<pin id="494" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/19 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln1193_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="8"/>
<pin id="499" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/19 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln1193_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="0" index="1" bw="16" slack="0"/>
<pin id="503" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/19 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln1193_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="8"/>
<pin id="508" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_2/19 "/>
</bind>
</comp>

<comp id="509" class="1004" name="sub_ln1193_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/19 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln1193_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="8"/>
<pin id="517" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_3/19 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sub_ln1193_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/19 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln703_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="1"/>
<pin id="526" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/20 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln703_4_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="17" slack="1"/>
<pin id="529" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/20 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln703_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="1"/>
<pin id="532" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/20 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln703_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="17" slack="1"/>
<pin id="535" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/20 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sext_ln703_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="1"/>
<pin id="538" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/20 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln703_8_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="17" slack="1"/>
<pin id="541" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/20 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln703_9_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/20 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sext_ln703_10_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="17" slack="1"/>
<pin id="547" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_10/20 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln1192_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="19"/>
<pin id="550" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/21 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln1192_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="16" slack="10"/>
<pin id="553" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/21 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sext_ln1192_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="19"/>
<pin id="556" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/21 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln1192_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="10"/>
<pin id="559" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/21 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln1192_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="19"/>
<pin id="562" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/21 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln1192_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="10"/>
<pin id="565" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/21 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln1192_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="19"/>
<pin id="568" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/21 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln1192_7_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="10"/>
<pin id="571" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/21 "/>
</bind>
</comp>

<comp id="572" class="1004" name="h_newstate_0_V_write_assign_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="26" slack="0"/>
<pin id="575" dir="0" index="2" bw="5" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="h_newstate_0_V_write_assign/23 "/>
</bind>
</comp>

<comp id="581" class="1004" name="h_newstate_1_V_write_assign_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="26" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="6" slack="0"/>
<pin id="586" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="h_newstate_1_V_write_assign/23 "/>
</bind>
</comp>

<comp id="590" class="1004" name="h_newstate_2_V_write_assign_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="26" slack="0"/>
<pin id="593" dir="0" index="2" bw="5" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="h_newstate_2_V_write_assign/23 "/>
</bind>
</comp>

<comp id="599" class="1004" name="h_newstate_3_V_write_assign_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="26" slack="0"/>
<pin id="602" dir="0" index="2" bw="5" slack="0"/>
<pin id="603" dir="0" index="3" bw="6" slack="0"/>
<pin id="604" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="h_newstate_3_V_write_assign/23 "/>
</bind>
</comp>

<comp id="608" class="1004" name="mrv_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="16" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/23 "/>
</bind>
</comp>

<comp id="614" class="1004" name="mrv_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/23 "/>
</bind>
</comp>

<comp id="620" class="1004" name="mrv_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/23 "/>
</bind>
</comp>

<comp id="626" class="1004" name="mrv_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/23 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln446_store_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="0" index="1" bw="16" slack="0"/>
<pin id="635" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/23 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln446_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/23 "/>
</bind>
</comp>

<comp id="644" class="1004" name="store_ln446_store_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/23 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln446_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln446/23 "/>
</bind>
</comp>

<comp id="656" class="1007" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/12 "/>
</bind>
</comp>

<comp id="662" class="1007" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="16" slack="0"/>
<pin id="665" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_20/12 "/>
</bind>
</comp>

<comp id="668" class="1007" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="16" slack="0"/>
<pin id="670" dir="0" index="1" bw="16" slack="0"/>
<pin id="671" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_21/12 "/>
</bind>
</comp>

<comp id="674" class="1007" name="grp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="16" slack="0"/>
<pin id="676" dir="0" index="1" bw="16" slack="0"/>
<pin id="677" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_22/12 "/>
</bind>
</comp>

<comp id="680" class="1007" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="17" slack="0"/>
<pin id="682" dir="0" index="1" bw="16" slack="0"/>
<pin id="683" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/20 "/>
</bind>
</comp>

<comp id="686" class="1007" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="17" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_1/20 "/>
</bind>
</comp>

<comp id="692" class="1007" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="17" slack="0"/>
<pin id="694" dir="0" index="1" bw="16" slack="0"/>
<pin id="695" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_2/20 "/>
</bind>
</comp>

<comp id="698" class="1007" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="17" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703_3/20 "/>
</bind>
</comp>

<comp id="704" class="1007" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="0" index="1" bw="16" slack="0"/>
<pin id="707" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="708" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/21 add_ln1192/23 "/>
</bind>
</comp>

<comp id="712" class="1007" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="16" slack="0"/>
<pin id="715" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="716" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/21 add_ln1192_1/23 "/>
</bind>
</comp>

<comp id="720" class="1007" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="16" slack="0"/>
<pin id="722" dir="0" index="1" bw="16" slack="0"/>
<pin id="723" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="724" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/21 add_ln1192_2/23 "/>
</bind>
</comp>

<comp id="728" class="1007" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="0" index="1" bw="16" slack="0"/>
<pin id="731" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="732" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/21 add_ln1192_3/23 "/>
</bind>
</comp>

<comp id="736" class="1005" name="data_9_V_read11_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="16" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read11 "/>
</bind>
</comp>

<comp id="741" class="1005" name="data_8_V_read_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="data_7_V_read_3_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read_3 "/>
</bind>
</comp>

<comp id="751" class="1005" name="data_6_V_read_3_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read_3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="data_5_V_read_3_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="1"/>
<pin id="758" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read_3 "/>
</bind>
</comp>

<comp id="761" class="1005" name="data_4_V_read_3_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="1"/>
<pin id="763" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read_3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="data_3_V_read_4_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_4 "/>
</bind>
</comp>

<comp id="771" class="1005" name="data_2_V_read_4_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_4 "/>
</bind>
</comp>

<comp id="776" class="1005" name="data_1_V_read_4_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="1"/>
<pin id="778" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_4 "/>
</bind>
</comp>

<comp id="781" class="1005" name="data_0_V_read_4_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read_4 "/>
</bind>
</comp>

<comp id="786" class="1005" name="select_ln443_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="1"/>
<pin id="788" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln443 "/>
</bind>
</comp>

<comp id="792" class="1005" name="select_ln443_1_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="1"/>
<pin id="794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln443_1 "/>
</bind>
</comp>

<comp id="798" class="1005" name="select_ln443_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="16" slack="1"/>
<pin id="800" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln443_2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="select_ln443_3_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="1"/>
<pin id="806" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln443_3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="call_ret1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="192" slack="1"/>
<pin id="812" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="call_ret1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="call_ret_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="192" slack="1"/>
<pin id="828" dir="1" index="1" bw="192" slack="1"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmpres_state_zr_8_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="6"/>
<pin id="840" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmpres_state_zr_8 "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmpres_state_zr_9_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="6"/>
<pin id="845" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmpres_state_zr_9 "/>
</bind>
</comp>

<comp id="848" class="1005" name="tmpres_state_zr_s_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="16" slack="6"/>
<pin id="850" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmpres_state_zr_s "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmpres_state_zr_10_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="16" slack="6"/>
<pin id="855" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="tmpres_state_zr_10 "/>
</bind>
</comp>

<comp id="858" class="1005" name="inputacc_zr_0_V_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="1"/>
<pin id="860" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_0_V "/>
</bind>
</comp>

<comp id="863" class="1005" name="inputacc_zr_1_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_1_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="inputacc_zr_2_V_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="1"/>
<pin id="870" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_2_V "/>
</bind>
</comp>

<comp id="873" class="1005" name="inputacc_zr_3_V_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="16" slack="1"/>
<pin id="875" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_3_V "/>
</bind>
</comp>

<comp id="878" class="1005" name="inputacc_zr_4_V_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="16" slack="1"/>
<pin id="880" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_4_V "/>
</bind>
</comp>

<comp id="883" class="1005" name="inputacc_zr_5_V_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="1"/>
<pin id="885" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_5_V "/>
</bind>
</comp>

<comp id="888" class="1005" name="inputacc_zr_6_V_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_6_V "/>
</bind>
</comp>

<comp id="893" class="1005" name="inputacc_zr_7_V_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_zr_7_V "/>
</bind>
</comp>

<comp id="898" class="1005" name="tmpres_zr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="8"/>
<pin id="900" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmpres_zr "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmpres_zr_1_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="8"/>
<pin id="906" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmpres_zr_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmpres_zr_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="8"/>
<pin id="912" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmpres_zr_2 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmpres_zr_3_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="8"/>
<pin id="918" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmpres_zr_3 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmpres_zr_4_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="1"/>
<pin id="924" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_zr_4 "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmpres_zr_5_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="1"/>
<pin id="929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_zr_5 "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmpres_zr_6_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="1"/>
<pin id="934" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_zr_6 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmpres_zr_7_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="1"/>
<pin id="939" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_zr_7 "/>
</bind>
</comp>

<comp id="942" class="1005" name="sext_ln1118_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="26" slack="1"/>
<pin id="944" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="947" class="1005" name="sext_ln1118_20_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="26" slack="1"/>
<pin id="949" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_20 "/>
</bind>
</comp>

<comp id="952" class="1005" name="sext_ln1118_21_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="26" slack="1"/>
<pin id="954" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_21 "/>
</bind>
</comp>

<comp id="957" class="1005" name="sext_ln1118_22_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="26" slack="1"/>
<pin id="959" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_22 "/>
</bind>
</comp>

<comp id="962" class="1005" name="sext_ln1118_23_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="26" slack="1"/>
<pin id="964" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_23 "/>
</bind>
</comp>

<comp id="967" class="1005" name="sext_ln1118_24_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="26" slack="1"/>
<pin id="969" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_24 "/>
</bind>
</comp>

<comp id="972" class="1005" name="sext_ln1118_25_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="26" slack="1"/>
<pin id="974" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_25 "/>
</bind>
</comp>

<comp id="977" class="1005" name="sext_ln1118_26_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="26" slack="1"/>
<pin id="979" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_26 "/>
</bind>
</comp>

<comp id="982" class="1005" name="mul_ln1118_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="26" slack="1"/>
<pin id="984" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="987" class="1005" name="mul_ln1118_20_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="26" slack="1"/>
<pin id="989" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_20 "/>
</bind>
</comp>

<comp id="992" class="1005" name="mul_ln1118_21_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="26" slack="1"/>
<pin id="994" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_21 "/>
</bind>
</comp>

<comp id="997" class="1005" name="mul_ln1118_22_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="26" slack="1"/>
<pin id="999" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_22 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="inputacc_h_0_V_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="16" slack="1"/>
<pin id="1004" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_h_0_V "/>
</bind>
</comp>

<comp id="1007" class="1005" name="inputacc_h_1_V_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="16" slack="1"/>
<pin id="1009" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_h_1_V "/>
</bind>
</comp>

<comp id="1012" class="1005" name="inputacc_h_2_V_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="1"/>
<pin id="1014" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_h_2_V "/>
</bind>
</comp>

<comp id="1017" class="1005" name="inputacc_h_3_V_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="1"/>
<pin id="1019" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputacc_h_3_V "/>
</bind>
</comp>

<comp id="1022" class="1005" name="tmpres_h_0_V_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="1"/>
<pin id="1024" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_h_0_V "/>
</bind>
</comp>

<comp id="1027" class="1005" name="tmpres_h_1_V_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="1"/>
<pin id="1029" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_h_1_V "/>
</bind>
</comp>

<comp id="1032" class="1005" name="tmpres_h_2_V_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="16" slack="1"/>
<pin id="1034" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_h_2_V "/>
</bind>
</comp>

<comp id="1037" class="1005" name="tmpres_h_3_V_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="1"/>
<pin id="1039" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmpres_h_3_V "/>
</bind>
</comp>

<comp id="1042" class="1005" name="sub_ln1193_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="17" slack="1"/>
<pin id="1044" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1193 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="sub_ln1193_1_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="17" slack="1"/>
<pin id="1049" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1193_1 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sub_ln1193_2_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="17" slack="1"/>
<pin id="1054" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1193_2 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="sub_ln1193_3_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="17" slack="1"/>
<pin id="1059" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1193_3 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="sext_ln703_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="26" slack="1"/>
<pin id="1064" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="sext_ln703_4_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="26" slack="1"/>
<pin id="1069" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_4 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="sext_ln703_5_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="26" slack="1"/>
<pin id="1074" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_5 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="sext_ln703_6_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="26" slack="1"/>
<pin id="1079" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_6 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="sext_ln703_7_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="26" slack="1"/>
<pin id="1084" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_7 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="sext_ln703_8_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="26" slack="1"/>
<pin id="1089" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_8 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="sext_ln703_9_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="26" slack="1"/>
<pin id="1094" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_9 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="sext_ln703_10_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="26" slack="1"/>
<pin id="1099" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln703_10 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="sext_ln1192_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="26" slack="1"/>
<pin id="1104" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="sext_ln1192_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="26" slack="1"/>
<pin id="1109" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="sext_ln1192_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="26" slack="1"/>
<pin id="1114" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="sext_ln1192_3_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="26" slack="1"/>
<pin id="1119" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_3 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="sext_ln1192_4_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="26" slack="1"/>
<pin id="1124" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_4 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="sext_ln1192_5_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="26" slack="1"/>
<pin id="1129" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_5 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="sext_ln1192_6_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="26" slack="1"/>
<pin id="1134" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_6 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="sext_ln1192_7_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="26" slack="1"/>
<pin id="1139" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_7 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="mul_ln703_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="26" slack="1"/>
<pin id="1144" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="mul_ln703_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="26" slack="1"/>
<pin id="1149" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="mul_ln703_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="26" slack="1"/>
<pin id="1154" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="mul_ln703_3_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="26" slack="1"/>
<pin id="1159" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="138"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="139"><net_src comp="106" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="140"><net_src comp="100" pin="2"/><net_sink comp="124" pin=3"/></net>

<net id="141"><net_src comp="94" pin="2"/><net_sink comp="124" pin=4"/></net>

<net id="142"><net_src comp="88" pin="2"/><net_sink comp="124" pin=5"/></net>

<net id="143"><net_src comp="82" pin="2"/><net_sink comp="124" pin=6"/></net>

<net id="144"><net_src comp="76" pin="2"/><net_sink comp="124" pin=7"/></net>

<net id="145"><net_src comp="70" pin="2"/><net_sink comp="124" pin=8"/></net>

<net id="146"><net_src comp="64" pin="2"/><net_sink comp="124" pin=9"/></net>

<net id="147"><net_src comp="58" pin="2"/><net_sink comp="124" pin=10"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="156" pin=9"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="118" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="180" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="204"><net_src comp="196" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="210"><net_src comp="118" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="184" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="219"><net_src comp="118" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="188" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="148" pin=3"/></net>

<net id="228"><net_src comp="118" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="192" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="235"><net_src comp="148" pin="5"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="148" pin="5"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="148" pin="5"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="148" pin="5"/><net_sink comp="244" pin=0"/></net>

<net id="300"><net_src comp="248" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="272" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="251" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="275" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="254" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="278" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="257" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="281" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="260" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="284" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="263" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="287" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="266" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="290" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="269" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="293" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="156" pin="10"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="156" pin="10"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="156" pin="10"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="156" pin="10"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="156" pin="10"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="156" pin="10"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="156" pin="10"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="156" pin="10"/><net_sink comp="372" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="48" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="50" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="50" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="46" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="48" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="400" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="412" pin="4"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="403" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="421" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="406" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="430" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="409" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="439" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="170" pin="6"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="170" pin="6"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="170" pin="6"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="170" pin="6"/><net_sink comp="484" pin=0"/></net>

<net id="495"><net_src comp="54" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="513"><net_src comp="54" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="578"><net_src comp="46" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="48" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="587"><net_src comp="46" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="48" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="50" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="596"><net_src comp="46" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="48" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="48" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="50" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="612"><net_src comp="56" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="572" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="581" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="614" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="590" pin="4"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="599" pin="4"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="599" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="28" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="590" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="26" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="581" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="24" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="572" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="22" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="376" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="379" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="382" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="385" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="388" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="391" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="394" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="397" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="527" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="524" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="533" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="530" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="539" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="536" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="545" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="542" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="551" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="548" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="704" pin="3"/><net_sink comp="572" pin=1"/></net>

<net id="717"><net_src comp="557" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="554" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="712" pin="3"/><net_sink comp="581" pin=1"/></net>

<net id="725"><net_src comp="563" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="560" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="720" pin="3"/><net_sink comp="590" pin=1"/></net>

<net id="733"><net_src comp="569" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="566" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="728" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="739"><net_src comp="58" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="124" pin=10"/></net>

<net id="744"><net_src comp="64" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="124" pin=9"/></net>

<net id="749"><net_src comp="70" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="124" pin=8"/></net>

<net id="754"><net_src comp="76" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="124" pin=7"/></net>

<net id="759"><net_src comp="82" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="124" pin=6"/></net>

<net id="764"><net_src comp="88" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="769"><net_src comp="94" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="774"><net_src comp="100" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="779"><net_src comp="106" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="784"><net_src comp="112" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="789"><net_src comp="196" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="795"><net_src comp="205" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="801"><net_src comp="214" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="807"><net_src comp="223" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="813"><net_src comp="124" pin="11"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="816"><net_src comp="810" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="817"><net_src comp="810" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="818"><net_src comp="810" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="820"><net_src comp="810" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="821"><net_src comp="810" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="822"><net_src comp="810" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="823"><net_src comp="810" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="824"><net_src comp="810" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="825"><net_src comp="810" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="829"><net_src comp="148" pin="5"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="835"><net_src comp="826" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="837"><net_src comp="826" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="841"><net_src comp="232" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="846"><net_src comp="236" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="851"><net_src comp="240" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="856"><net_src comp="244" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="861"><net_src comp="296" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="866"><net_src comp="302" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="871"><net_src comp="308" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="156" pin=3"/></net>

<net id="876"><net_src comp="314" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="881"><net_src comp="320" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="156" pin=5"/></net>

<net id="886"><net_src comp="326" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="156" pin=6"/></net>

<net id="891"><net_src comp="332" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="156" pin=7"/></net>

<net id="896"><net_src comp="338" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="156" pin=8"/></net>

<net id="901"><net_src comp="344" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="907"><net_src comp="348" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="913"><net_src comp="352" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="919"><net_src comp="356" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="925"><net_src comp="360" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="930"><net_src comp="364" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="935"><net_src comp="368" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="940"><net_src comp="372" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="945"><net_src comp="376" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="950"><net_src comp="379" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="955"><net_src comp="382" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="960"><net_src comp="385" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="965"><net_src comp="388" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="970"><net_src comp="391" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="975"><net_src comp="394" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="980"><net_src comp="397" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="985"><net_src comp="656" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="990"><net_src comp="662" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="995"><net_src comp="668" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1000"><net_src comp="674" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="1005"><net_src comp="448" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="1010"><net_src comp="454" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1015"><net_src comp="460" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="1020"><net_src comp="466" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="1025"><net_src comp="472" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1030"><net_src comp="476" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1035"><net_src comp="480" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="1040"><net_src comp="484" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1045"><net_src comp="491" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="1050"><net_src comp="500" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1055"><net_src comp="509" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1060"><net_src comp="518" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="1065"><net_src comp="524" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1070"><net_src comp="527" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1075"><net_src comp="530" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1080"><net_src comp="533" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1085"><net_src comp="536" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1090"><net_src comp="539" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1095"><net_src comp="542" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1100"><net_src comp="545" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1105"><net_src comp="548" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1110"><net_src comp="551" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1115"><net_src comp="554" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1120"><net_src comp="557" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1125"><net_src comp="560" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1130"><net_src comp="563" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1135"><net_src comp="566" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1140"><net_src comp="569" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1145"><net_src comp="680" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1150"><net_src comp="686" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1155"><net_src comp="692" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1160"><net_src comp="698" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="728" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h_state_V_0 | {23 }
	Port: h_state_V_1 | {23 }
	Port: h_state_V_2 | {23 }
	Port: h_state_V_3 | {23 }
 - Input state : 
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : reset_state | {2 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_0_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_1_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_2_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_3_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_4_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_5_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_6_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_7_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_8_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : data_9_V_read | {1 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : h_state_V_0 | {2 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : h_state_V_1 | {2 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : h_state_V_2 | {2 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : h_state_V_3 | {2 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : sigmoid_table2 | {10 11 }
	Port: gru_static<ap_fixed,ap_fixed<16,6,5,3,0>,config2> : tanh_table1 | {18 19 }
  - Chain level:
	State 1
	State 2
		select_ln443 : 1
		select_ln443_1 : 1
		select_ln443_2 : 1
		select_ln443_3 : 1
		call_ret : 2
	State 3
	State 4
	State 5
	State 6
		tmpres_state_zr_8 : 1
		tmpres_state_zr_9 : 1
		tmpres_state_zr_s : 1
		tmpres_state_zr_10 : 1
	State 7
		inputacc_zr_0_V : 1
		inputacc_zr_1_V : 1
		inputacc_zr_2_V : 1
		inputacc_zr_3_V : 1
		inputacc_zr_4_V : 1
		inputacc_zr_5_V : 1
		inputacc_zr_6_V : 1
		inputacc_zr_7_V : 1
	State 8
	State 9
	State 10
	State 11
		tmpres_zr : 1
		tmpres_zr_1 : 1
		tmpres_zr_2 : 1
		tmpres_zr_3 : 1
		tmpres_zr_4 : 1
		tmpres_zr_5 : 1
		tmpres_zr_6 : 1
		tmpres_zr_7 : 1
	State 12
		mul_ln1118 : 1
		mul_ln1118_20 : 1
		mul_ln1118_21 : 1
		mul_ln1118_22 : 1
	State 13
	State 14
	State 15
		inputacc_h_0_V : 1
		inputacc_h_1_V : 1
		inputacc_h_2_V : 1
		inputacc_h_3_V : 1
	State 16
	State 17
	State 18
	State 19
		tmpres_h_0_V : 1
		tmpres_h_1_V : 1
		tmpres_h_2_V : 1
		tmpres_h_3_V : 1
		sub_ln1193 : 1
		sub_ln1193_1 : 1
		sub_ln1193_2 : 1
		sub_ln1193_3 : 1
	State 20
		mul_ln703 : 1
		mul_ln703_1 : 1
		mul_ln703_2 : 1
		mul_ln703_3 : 1
	State 21
		mul_ln1192 : 1
		mul_ln1192_1 : 1
		mul_ln1192_2 : 1
		mul_ln1192_3 : 1
	State 22
	State 23
		add_ln1192 : 1
		h_newstate_0_V_write_assign : 2
		add_ln1192_1 : 1
		h_newstate_1_V_write_assign : 2
		add_ln1192_2 : 1
		h_newstate_2_V_write_assign : 2
		add_ln1192_3 : 1
		h_newstate_3_V_write_assign : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		store_ln446 : 3
		store_ln446 : 3
		store_ln446 : 3
		store_ln446 : 3
		ret_ln487 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |     grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124    |   102   | 180.438 |  10391  |   3558  |
|   call   |      grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148     |    41   |  72.529 |   4001  |   1300  |
|          | grp_sigmoid_ap_fixed_ap_fixed_sigmoid_config2_recr_s_fu_156 |    0    |  14.152 |   360   |   1096  |
|          | grp_tanh_ap_fixed_ap_fixed_16_6_5_3_0_tanh_config2_s_fu_170 |    0    |  7.076  |   188   |   612   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                    inputacc_zr_0_V_fu_296                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_zr_1_V_fu_302                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_zr_2_V_fu_308                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_zr_3_V_fu_314                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_zr_4_V_fu_320                   |    0    |    0    |    0    |    23   |
|    add   |                    inputacc_zr_5_V_fu_326                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_zr_6_V_fu_332                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_zr_7_V_fu_338                   |    0    |    0    |    0    |    23   |
|          |                    inputacc_h_0_V_fu_448                    |    0    |    0    |    0    |    23   |
|          |                    inputacc_h_1_V_fu_454                    |    0    |    0    |    0    |    23   |
|          |                    inputacc_h_2_V_fu_460                    |    0    |    0    |    0    |    23   |
|          |                    inputacc_h_3_V_fu_466                    |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                      sub_ln1193_fu_491                      |    0    |    0    |    0    |    23   |
|    sub   |                     sub_ln1193_1_fu_500                     |    0    |    0    |    0    |    23   |
|          |                     sub_ln1193_2_fu_509                     |    0    |    0    |    0    |    23   |
|          |                     sub_ln1193_3_fu_518                     |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                     select_ln443_fu_196                     |    0    |    0    |    0    |    16   |
|  select  |                    select_ln443_1_fu_205                    |    0    |    0    |    0    |    16   |
|          |                    select_ln443_2_fu_214                    |    0    |    0    |    0    |    16   |
|          |                    select_ln443_3_fu_223                    |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_fu_656                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_662                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_668                         |    1    |    0    |    0    |    0    |
|    mul   |                          grp_fu_674                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_680                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_686                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_692                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_698                         |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_fu_704                         |    1    |    0    |    0    |    0    |
|  muladd  |                          grp_fu_712                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_720                         |    1    |    0    |    0    |    0    |
|          |                          grp_fu_728                         |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                  data_9_V_read11_read_fu_58                 |    0    |    0    |    0    |    0    |
|          |                  data_8_V_read_2_read_fu_64                 |    0    |    0    |    0    |    0    |
|          |                  data_7_V_read_3_read_fu_70                 |    0    |    0    |    0    |    0    |
|          |                  data_6_V_read_3_read_fu_76                 |    0    |    0    |    0    |    0    |
|          |                  data_5_V_read_3_read_fu_82                 |    0    |    0    |    0    |    0    |
|   read   |                  data_4_V_read_3_read_fu_88                 |    0    |    0    |    0    |    0    |
|          |                  data_3_V_read_4_read_fu_94                 |    0    |    0    |    0    |    0    |
|          |                 data_2_V_read_4_read_fu_100                 |    0    |    0    |    0    |    0    |
|          |                 data_1_V_read_4_read_fu_106                 |    0    |    0    |    0    |    0    |
|          |                 data_0_V_read_4_read_fu_112                 |    0    |    0    |    0    |    0    |
|          |                 reset_state_read_read_fu_118                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                   tmpres_state_zr_8_fu_232                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_9_fu_236                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_s_fu_240                  |    0    |    0    |    0    |    0    |
|          |                  tmpres_state_zr_10_fu_244                  |    0    |    0    |    0    |    0    |
|          |                        tmpres_fu_248                        |    0    |    0    |    0    |    0    |
|          |                       tmpres_1_fu_251                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_2_fu_254                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_3_fu_257                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_4_fu_260                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_5_fu_263                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_6_fu_266                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_7_fu_269                       |    0    |    0    |    0    |    0    |
|          |                    tmpres_state_zr_fu_272                   |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_1_fu_275                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_2_fu_278                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_3_fu_281                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_4_fu_284                  |    0    |    0    |    0    |    0    |
|extractvalue|                   tmpres_state_zr_5_fu_287                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_6_fu_290                  |    0    |    0    |    0    |    0    |
|          |                   tmpres_state_zr_7_fu_293                  |    0    |    0    |    0    |    0    |
|          |                       tmpres_zr_fu_344                      |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_1_fu_348                     |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_2_fu_352                     |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_3_fu_356                     |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_4_fu_360                     |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_5_fu_364                     |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_6_fu_368                     |    0    |    0    |    0    |    0    |
|          |                      tmpres_zr_7_fu_372                     |    0    |    0    |    0    |    0    |
|          |                       tmpres_8_fu_400                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_9_fu_403                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_s_fu_406                       |    0    |    0    |    0    |    0    |
|          |                       tmpres_10_fu_409                      |    0    |    0    |    0    |    0    |
|          |                     tmpres_h_0_V_fu_472                     |    0    |    0    |    0    |    0    |
|          |                     tmpres_h_1_V_fu_476                     |    0    |    0    |    0    |    0    |
|          |                     tmpres_h_2_V_fu_480                     |    0    |    0    |    0    |    0    |
|          |                     tmpres_h_3_V_fu_484                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                      sext_ln1118_fu_376                     |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_20_fu_379                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_21_fu_382                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_22_fu_385                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_23_fu_388                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_24_fu_391                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_25_fu_394                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1118_26_fu_397                    |    0    |    0    |    0    |    0    |
|          |                      sext_ln1193_fu_488                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln1193_1_fu_497                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1193_2_fu_506                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1193_3_fu_515                    |    0    |    0    |    0    |    0    |
|          |                      sext_ln703_fu_524                      |    0    |    0    |    0    |    0    |
|   sext   |                     sext_ln703_4_fu_527                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln703_5_fu_530                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln703_6_fu_533                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln703_7_fu_536                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln703_8_fu_539                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln703_9_fu_542                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln703_10_fu_545                    |    0    |    0    |    0    |    0    |
|          |                      sext_ln1192_fu_548                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_1_fu_551                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_2_fu_554                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_3_fu_557                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_4_fu_560                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_5_fu_563                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_6_fu_566                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln1192_7_fu_569                    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       trunc_ln_fu_412                       |    0    |    0    |    0    |    0    |
|          |                     trunc_ln708_s_fu_421                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln708_2_fu_430                    |    0    |    0    |    0    |    0    |
|partselect|                     trunc_ln708_3_fu_439                    |    0    |    0    |    0    |    0    |
|          |              h_newstate_0_V_write_assign_fu_572             |    0    |    0    |    0    |    0    |
|          |              h_newstate_1_V_write_assign_fu_581             |    0    |    0    |    0    |    0    |
|          |              h_newstate_2_V_write_assign_fu_590             |    0    |    0    |    0    |    0    |
|          |              h_newstate_3_V_write_assign_fu_599             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                          mrv_fu_608                         |    0    |    0    |    0    |    0    |
|insertvalue|                         mrv_1_fu_614                        |    0    |    0    |    0    |    0    |
|          |                         mrv_2_fu_620                        |    0    |    0    |    0    |    0    |
|          |                         mrv_3_fu_626                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |   155   | 274.195 |  14940  |   6998  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     call_ret1_reg_810    |   192  |
|     call_ret_reg_826     |   192  |
|  data_0_V_read_4_reg_781 |   16   |
|  data_1_V_read_4_reg_776 |   16   |
|  data_2_V_read_4_reg_771 |   16   |
|  data_3_V_read_4_reg_766 |   16   |
|  data_4_V_read_3_reg_761 |   16   |
|  data_5_V_read_3_reg_756 |   16   |
|  data_6_V_read_3_reg_751 |   16   |
|  data_7_V_read_3_reg_746 |   16   |
|  data_8_V_read_2_reg_741 |   16   |
|  data_9_V_read11_reg_736 |   16   |
|  inputacc_h_0_V_reg_1002 |   16   |
|  inputacc_h_1_V_reg_1007 |   16   |
|  inputacc_h_2_V_reg_1012 |   16   |
|  inputacc_h_3_V_reg_1017 |   16   |
|  inputacc_zr_0_V_reg_858 |   16   |
|  inputacc_zr_1_V_reg_863 |   16   |
|  inputacc_zr_2_V_reg_868 |   16   |
|  inputacc_zr_3_V_reg_873 |   16   |
|  inputacc_zr_4_V_reg_878 |   16   |
|  inputacc_zr_5_V_reg_883 |   16   |
|  inputacc_zr_6_V_reg_888 |   16   |
|  inputacc_zr_7_V_reg_893 |   16   |
|   mul_ln1118_20_reg_987  |   26   |
|   mul_ln1118_21_reg_992  |   26   |
|   mul_ln1118_22_reg_997  |   26   |
|    mul_ln1118_reg_982    |   26   |
|   mul_ln703_1_reg_1147   |   26   |
|   mul_ln703_2_reg_1152   |   26   |
|   mul_ln703_3_reg_1157   |   26   |
|    mul_ln703_reg_1142    |   26   |
|  select_ln443_1_reg_792  |   16   |
|  select_ln443_2_reg_798  |   16   |
|  select_ln443_3_reg_804  |   16   |
|   select_ln443_reg_786   |   16   |
|  sext_ln1118_20_reg_947  |   26   |
|  sext_ln1118_21_reg_952  |   26   |
|  sext_ln1118_22_reg_957  |   26   |
|  sext_ln1118_23_reg_962  |   26   |
|  sext_ln1118_24_reg_967  |   26   |
|  sext_ln1118_25_reg_972  |   26   |
|  sext_ln1118_26_reg_977  |   26   |
|    sext_ln1118_reg_942   |   26   |
|  sext_ln1192_1_reg_1107  |   26   |
|  sext_ln1192_2_reg_1112  |   26   |
|  sext_ln1192_3_reg_1117  |   26   |
|  sext_ln1192_4_reg_1122  |   26   |
|  sext_ln1192_5_reg_1127  |   26   |
|  sext_ln1192_6_reg_1132  |   26   |
|  sext_ln1192_7_reg_1137  |   26   |
|   sext_ln1192_reg_1102   |   26   |
|  sext_ln703_10_reg_1097  |   26   |
|   sext_ln703_4_reg_1067  |   26   |
|   sext_ln703_5_reg_1072  |   26   |
|   sext_ln703_6_reg_1077  |   26   |
|   sext_ln703_7_reg_1082  |   26   |
|   sext_ln703_8_reg_1087  |   26   |
|   sext_ln703_9_reg_1092  |   26   |
|    sext_ln703_reg_1062   |   26   |
|   sub_ln1193_1_reg_1047  |   17   |
|   sub_ln1193_2_reg_1052  |   17   |
|   sub_ln1193_3_reg_1057  |   17   |
|    sub_ln1193_reg_1042   |   17   |
|   tmpres_h_0_V_reg_1022  |   16   |
|   tmpres_h_1_V_reg_1027  |   16   |
|   tmpres_h_2_V_reg_1032  |   16   |
|   tmpres_h_3_V_reg_1037  |   16   |
|tmpres_state_zr_10_reg_853|   16   |
| tmpres_state_zr_8_reg_838|   16   |
| tmpres_state_zr_9_reg_843|   16   |
| tmpres_state_zr_s_reg_848|   16   |
|    tmpres_zr_1_reg_904   |   16   |
|    tmpres_zr_2_reg_910   |   16   |
|    tmpres_zr_3_reg_916   |   16   |
|    tmpres_zr_4_reg_922   |   16   |
|    tmpres_zr_5_reg_927   |   16   |
|    tmpres_zr_6_reg_932   |   16   |
|    tmpres_zr_7_reg_937   |   16   |
|     tmpres_zr_reg_898    |   16   |
+--------------------------+--------+
|           Total          |  1956  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p1  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p2  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p3  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p4  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p5  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p6  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p7  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p8  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p9  |   2  |  16  |   32   ||    9    |
| grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_124 |  p10 |   2  |  16  |   32   ||    9    |
|  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_148  |  p4  |   2  |  16  |   32   ||    9    |
|                      grp_fu_656                      |  p0  |   2  |  16  |   32   ||    9    |
|                      grp_fu_656                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_662                      |  p0  |   2  |  16  |   32   ||    9    |
|                      grp_fu_662                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_668                      |  p0  |   2  |  16  |   32   ||    9    |
|                      grp_fu_668                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_674                      |  p0  |   2  |  16  |   32   ||    9    |
|                      grp_fu_674                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_680                      |  p0  |   2  |  17  |   34   ||    9    |
|                      grp_fu_680                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_686                      |  p0  |   2  |  17  |   34   ||    9    |
|                      grp_fu_686                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_692                      |  p0  |   2  |  17  |   34   ||    9    |
|                      grp_fu_692                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_698                      |  p0  |   2  |  17  |   34   ||    9    |
|                      grp_fu_698                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_704                      |  p0  |   3  |  16  |   48   ||    15   |
|                      grp_fu_704                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_712                      |  p0  |   3  |  16  |   48   ||    15   |
|                      grp_fu_712                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_720                      |  p0  |   3  |  16  |   48   ||    15   |
|                      grp_fu_720                      |  p1  |   2  |  16  |   32   ||    9    |
|                      grp_fu_728                      |  p0  |   3  |  16  |   48   ||    15   |
|                      grp_fu_728                      |  p1  |   2  |  16  |   32   ||    9    |
|------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                        |      |      |      |  1288  ||  67.405 ||   366   |
|------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   155  |   274  |  14940 |  6998  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   67   |    -   |   366  |
|  Register |    -   |    -   |  1956  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   155  |   341  |  16896 |  7364  |
+-----------+--------+--------+--------+--------+
