#ifndef MMUDEFINE_H
#define MMUDEFINE_H

#define KVA 0xffff000000000000
#define PERIPHERAL_BASE 0x3f000000

#define TCR_CONFIG_REGION_48bit (((64 - 48) << 0) | ((64 - 48) << 16))
#define TCR_CONFIG_4KB ((0b00 << 14) | (0b10 << 30))
#define TCR_CONFIG_DEFAULT (TCR_CONFIG_REGION_48bit | TCR_CONFIG_4KB)

#define MAIR_DEVICE_nGnRnE 0b00000000
#define MAIR_NORMAL_NOCACHE 0b01000100
#define MAIR_IDX_DEVICE_nGnRnE 0
#define MAIR_IDX_NORMAL_NOCACHE 1
#define MAIR_CONFIG_DEFAULT ( \
        (MAIR_DEVICE_nGnRnE << (MAIR_IDX_DEVICE_nGnRnE * 8)) | \
        (MAIR_NORMAL_NOCACHE << (MAIR_IDX_NORMAL_NOCACHE * 8)) \
    )

#define PAGE_TABLE_BASE 0x30000000
#define PGD_BASE (PAGE_TABLE_BASE + 0x0000)
#define PUD_BASE (PAGE_TABLE_BASE + 0x1000)
#define PMD_BASE (PAGE_TABLE_BASE + 0x2000)
#define PTE_BASE (PAGE_TABLE_BASE + 0x4000)

#define PD_TABLE 0b11
#define PD_BLOCK 0b01
#define PD_PAGE 0b11
#define PD_ACCESS (1 << 10)
#define BOOT_PGD_ATTR (PD_TABLE)
#define BOOT_PUD_ATTR (PD_TABLE)
#define BOOT_PMD_ATTR (PD_TABLE)
#define BOOT_PTE_DEVICE_nGnRnE_ATTR \
  (PD_ACCESS | (MAIR_IDX_DEVICE_nGnRnE << 2) | PD_PAGE)
#define BOOT_PTE_NORMAL_NOCACHE_ATTR \
  (PD_ACCESS | (MAIR_IDX_NORMAL_NOCACHE << 2) | PD_PAGE)

#endif