{"Source Block": ["oh/elink/hdl/erx_arbiter.v@57:67@HdlIdDef", "\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n"], "Clone Blocks": [["oh/elink/hdl/erx_arbiter.v@67:77", "   wire            erx_write;\n   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n   wire [31:0]     erx_dstaddr;\n   wire [31:0]     erx_srcaddr;\n   wire [31:0]     erx_data;\n   wire \t   erx_read;\n   wire            erx_rr_access;\n   wire [11:0] \t   myid;\n   //####################################\n   //Splicing pakets\n"], ["oh/elink/hdl/etx_io.v@63:73", "   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n   reg \t\t  tx_io_wait;\n\n   //#############################\n"], ["oh/elink/hdl/erx_arbiter.v@56:66", "   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n"], ["oh/elink/hdl/erx_arbiter.v@68:78", "   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n   wire [31:0]     erx_dstaddr;\n   wire [31:0]     erx_srcaddr;\n   wire [31:0]     erx_data;\n   wire \t   erx_read;\n   wire            erx_rr_access;\n   wire [11:0] \t   myid;\n   //####################################\n   //Splicing pakets\n   //####################################\n"], ["oh/elink/hdl/erx_arbiter.v@66:76", "\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n   wire [31:0]     erx_dstaddr;\n   wire [31:0]     erx_srcaddr;\n   wire [31:0]     erx_data;\n   wire \t   erx_read;\n   wire            erx_rr_access;\n   wire [11:0] \t   myid;\n   //####################################\n"], ["oh/elink/hdl/etx_io.v@57:67", "   //############\n   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n"], ["oh/elink/hdl/erx_arbiter.v@60:70", "   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n   wire [31:0]     erx_dstaddr;\n"], ["oh/elink/hdl/erx_arbiter.v@55:65", "   output [PW-1:0] rxrr_packet;   \n   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n"], ["oh/elink/hdl/erx_arbiter.v@59:69", "   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n   wire [3:0]      erx_ctrlmode;\n"], ["oh/elink/hdl/etx_io.v@62:72", "   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n   wire \t  txo_frame;   \n   wire \t  txo_lclk90;\n   reg \t\t  tx_io_wait;\n\n"], ["oh/elink/hdl/erx_arbiter.v@54:64", "   output \t   rxrr_access;\n   output [PW-1:0] rxrr_packet;   \n   input           rxrr_wait;\n\n   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n"], ["oh/elink/hdl/etx_io.v@58:68", "   //# WIRES\n   //############\n   wire \t  new_tran;\n   wire \t  access;\n   wire \t  write;\n   wire [1:0] \t  datamode;   \n   wire [3:0]\t  ctrlmode;\n   wire [31:0] \t  dstaddr;\n   wire [31:0] \t  data;\n   wire [31:0] \t  srcaddr;\n   wire [7:0] \t  txo_data;\n"], ["oh/elink/hdl/erx_arbiter.v@58:68", "   //wires\n   wire            emmu_write;\n   wire [1:0]      emmu_datamode;\n   wire [3:0]      emmu_ctrlmode;\n   wire [31:0]     emmu_dstaddr;\n   wire [31:0]     emmu_srcaddr;\n   wire [31:0]     emmu_data;\n   wire \t   emmu_read;\n\n   wire            erx_write;\n   wire [1:0]      erx_datamode;\n"]], "Diff Content": {"Delete": [[62, "   wire [31:0]     emmu_dstaddr;\n"]], "Add": []}}