{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645131572411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645131572418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 17:59:32 2022 " "Processing started: Thu Feb 17 17:59:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645131572418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131572418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131572418 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1645131573650 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1645131573650 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1645131573650 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1645131573650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645131574506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645131574507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projetosd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projetoSD " "Found entity 1: projetoSD" {  } { { "projetoSD.bdf" "" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/projetoSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131596684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131596684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_float.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mult_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_Float_altfp_mult_fkn-RTL " "Found design unit 1: MULT_Float_altfp_mult_fkn-RTL" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597828 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult_float-RTL " "Found design unit 2: mult_float-RTL" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1434 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597828 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_Float_altfp_mult_fkn " "Found entity 1: MULT_Float_altfp_mult_fkn" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597828 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULT_Float " "Found entity 2: MULT_Float" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131597828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.vhd 44 22 " "Found 44 design units, including 22 entities, in source file subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator_altbarrel_shift_ltd-RTL " "Found design unit 1: Subtrator_altbarrel_shift_ltd-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Subtrator_altbarrel_shift_aeb-RTL " "Found design unit 2: Subtrator_altbarrel_shift_aeb-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Subtrator_altpriority_encoder_3e8-RTL " "Found design unit 3: Subtrator_altpriority_encoder_3e8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Subtrator_altpriority_encoder_6e8-RTL " "Found design unit 4: Subtrator_altpriority_encoder_6e8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 580 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Subtrator_altpriority_encoder_be8-RTL " "Found design unit 5: Subtrator_altpriority_encoder_be8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 634 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Subtrator_altpriority_encoder_3v7-RTL " "Found design unit 6: Subtrator_altpriority_encoder_3v7-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 705 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Subtrator_altpriority_encoder_6v7-RTL " "Found design unit 7: Subtrator_altpriority_encoder_6v7-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 725 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Subtrator_altpriority_encoder_bv7-RTL " "Found design unit 8: Subtrator_altpriority_encoder_bv7-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Subtrator_altpriority_encoder_r08-RTL " "Found design unit 9: Subtrator_altpriority_encoder_r08-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 845 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Subtrator_altpriority_encoder_rf8-RTL " "Found design unit 10: Subtrator_altpriority_encoder_rf8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 913 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 Subtrator_altpriority_encoder_qb6-RTL " "Found design unit 11: Subtrator_altpriority_encoder_qb6-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 972 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Subtrator_altpriority_encoder_nh8-RTL " "Found design unit 12: Subtrator_altpriority_encoder_nh8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1056 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 Subtrator_altpriority_encoder_qh8-RTL " "Found design unit 13: Subtrator_altpriority_encoder_qh8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1082 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 Subtrator_altpriority_encoder_vh8-RTL " "Found design unit 14: Subtrator_altpriority_encoder_vh8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Subtrator_altpriority_encoder_fj8-RTL " "Found design unit 15: Subtrator_altpriority_encoder_fj8-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 Subtrator_altpriority_encoder_n28-RTL " "Found design unit 16: Subtrator_altpriority_encoder_n28-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 Subtrator_altpriority_encoder_q28-RTL " "Found design unit 17: Subtrator_altpriority_encoder_q28-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1295 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 Subtrator_altpriority_encoder_v28-RTL " "Found design unit 18: Subtrator_altpriority_encoder_v28-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 Subtrator_altpriority_encoder_f48-RTL " "Found design unit 19: Subtrator_altpriority_encoder_f48-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 Subtrator_altpriority_encoder_e48-RTL " "Found design unit 20: Subtrator_altpriority_encoder_e48-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 Subtrator_altfp_add_sub_oui-RTL " "Found design unit 21: Subtrator_altfp_add_sub_oui-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 subtrator-RTL " "Found design unit 22: subtrator-RTL" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4770 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator_altbarrel_shift_ltd " "Found entity 1: Subtrator_altbarrel_shift_ltd" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "2 Subtrator_altbarrel_shift_aeb " "Found entity 2: Subtrator_altbarrel_shift_aeb" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "3 Subtrator_altpriority_encoder_3e8 " "Found entity 3: Subtrator_altpriority_encoder_3e8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "4 Subtrator_altpriority_encoder_6e8 " "Found entity 4: Subtrator_altpriority_encoder_6e8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "5 Subtrator_altpriority_encoder_be8 " "Found entity 5: Subtrator_altpriority_encoder_be8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "6 Subtrator_altpriority_encoder_3v7 " "Found entity 6: Subtrator_altpriority_encoder_3v7" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "7 Subtrator_altpriority_encoder_6v7 " "Found entity 7: Subtrator_altpriority_encoder_6v7" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "8 Subtrator_altpriority_encoder_bv7 " "Found entity 8: Subtrator_altpriority_encoder_bv7" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "9 Subtrator_altpriority_encoder_r08 " "Found entity 9: Subtrator_altpriority_encoder_r08" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "10 Subtrator_altpriority_encoder_rf8 " "Found entity 10: Subtrator_altpriority_encoder_rf8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "11 Subtrator_altpriority_encoder_qb6 " "Found entity 11: Subtrator_altpriority_encoder_qb6" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "12 Subtrator_altpriority_encoder_nh8 " "Found entity 12: Subtrator_altpriority_encoder_nh8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "13 Subtrator_altpriority_encoder_qh8 " "Found entity 13: Subtrator_altpriority_encoder_qh8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "14 Subtrator_altpriority_encoder_vh8 " "Found entity 14: Subtrator_altpriority_encoder_vh8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "15 Subtrator_altpriority_encoder_fj8 " "Found entity 15: Subtrator_altpriority_encoder_fj8" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "16 Subtrator_altpriority_encoder_n28 " "Found entity 16: Subtrator_altpriority_encoder_n28" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "17 Subtrator_altpriority_encoder_q28 " "Found entity 17: Subtrator_altpriority_encoder_q28" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "18 Subtrator_altpriority_encoder_v28 " "Found entity 18: Subtrator_altpriority_encoder_v28" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "19 Subtrator_altpriority_encoder_f48 " "Found entity 19: Subtrator_altpriority_encoder_f48" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "20 Subtrator_altpriority_encoder_e48 " "Found entity 20: Subtrator_altpriority_encoder_e48" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "21 Subtrator_altfp_add_sub_oui " "Found entity 21: Subtrator_altfp_add_sub_oui" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""} { "Info" "ISGN_ENTITY_NAME" "22 Subtrator " "Found entity 22: Subtrator" {  } { { "Subtrator.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131597893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/convert_int_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file components/convert_int_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Convert_INT_Float_altbarrel_shift_aof-RTL " "Found design unit 1: Convert_INT_Float_altbarrel_shift_aof-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Convert_INT_Float_altpriority_encoder_3v7-RTL " "Found design unit 2: Convert_INT_Float_altpriority_encoder_3v7-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 329 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Convert_INT_Float_altpriority_encoder_3e8-RTL " "Found design unit 3: Convert_INT_Float_altpriority_encoder_3e8-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Convert_INT_Float_altpriority_encoder_6v7-RTL " "Found design unit 4: Convert_INT_Float_altpriority_encoder_6v7-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 375 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Convert_INT_Float_altpriority_encoder_6e8-RTL " "Found design unit 5: Convert_INT_Float_altpriority_encoder_6e8-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Convert_INT_Float_altpriority_encoder_bv7-RTL " "Found design unit 6: Convert_INT_Float_altpriority_encoder_bv7-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 490 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Convert_INT_Float_altpriority_encoder_be8-RTL " "Found design unit 7: Convert_INT_Float_altpriority_encoder_be8-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Convert_INT_Float_altpriority_encoder_rb6-RTL " "Found design unit 8: Convert_INT_Float_altpriority_encoder_rb6-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 617 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Convert_INT_Float_altfp_convert_vpm-RTL " "Found design unit 9: Convert_INT_Float_altfp_convert_vpm-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 684 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 convert_int_float-RTL " "Found design unit 10: convert_int_float-RTL" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1085 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Convert_INT_Float_altbarrel_shift_aof " "Found entity 1: Convert_INT_Float_altbarrel_shift_aof" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "2 Convert_INT_Float_altpriority_encoder_3v7 " "Found entity 2: Convert_INT_Float_altpriority_encoder_3v7" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "3 Convert_INT_Float_altpriority_encoder_3e8 " "Found entity 3: Convert_INT_Float_altpriority_encoder_3e8" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "4 Convert_INT_Float_altpriority_encoder_6v7 " "Found entity 4: Convert_INT_Float_altpriority_encoder_6v7" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "5 Convert_INT_Float_altpriority_encoder_6e8 " "Found entity 5: Convert_INT_Float_altpriority_encoder_6e8" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 428 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "6 Convert_INT_Float_altpriority_encoder_bv7 " "Found entity 6: Convert_INT_Float_altpriority_encoder_bv7" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "7 Convert_INT_Float_altpriority_encoder_be8 " "Found entity 7: Convert_INT_Float_altpriority_encoder_be8" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "8 Convert_INT_Float_altpriority_encoder_rb6 " "Found entity 8: Convert_INT_Float_altpriority_encoder_rb6" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "9 Convert_INT_Float_altfp_convert_vpm " "Found entity 9: Convert_INT_Float_altfp_convert_vpm" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""} { "Info" "ISGN_ENTITY_NAME" "10 Convert_INT_Float " "Found entity 10: Convert_INT_Float" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131597950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/const_value_1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components/const_value_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONST_Value_1_lpm_constant_s29-RTL " "Found design unit 1: CONST_Value_1_lpm_constant_s29-RTL" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597952 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 const_value_1-RTL " "Found design unit 2: const_value_1-RTL" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597952 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONST_Value_1_lpm_constant_s29 " "Found entity 1: CONST_Value_1_lpm_constant_s29" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597952 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONST_Value_1 " "Found entity 2: CONST_Value_1" {  } { { "components/CONST_Value_1.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/CONST_Value_1.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131597952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131597952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/int31btofloat.vhd 24 12 " "Found 24 design units, including 12 entities, in source file components/int31btofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INT31BtoFloat_altbarrel_shift_fof-RTL " "Found design unit 1: INT31BtoFloat_altbarrel_shift_fof-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INT31BtoFloat_altpriority_encoder_3e8-RTL " "Found design unit 2: INT31BtoFloat_altpriority_encoder_3e8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 372 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 INT31BtoFloat_altpriority_encoder_6e8-RTL " "Found design unit 3: INT31BtoFloat_altpriority_encoder_6e8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INT31BtoFloat_altpriority_encoder_be8-RTL " "Found design unit 4: INT31BtoFloat_altpriority_encoder_be8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 INT31BtoFloat_altpriority_encoder_rf8-RTL " "Found design unit 5: INT31BtoFloat_altpriority_encoder_rf8-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 508 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 INT31BtoFloat_altpriority_encoder_3v7-RTL " "Found design unit 6: INT31BtoFloat_altpriority_encoder_3v7-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 583 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 INT31BtoFloat_altpriority_encoder_6v7-RTL " "Found design unit 7: INT31BtoFloat_altpriority_encoder_6v7-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 INT31BtoFloat_altpriority_encoder_bv7-RTL " "Found design unit 8: INT31BtoFloat_altpriority_encoder_bv7-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 660 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 INT31BtoFloat_altpriority_encoder_r08-RTL " "Found design unit 9: INT31BtoFloat_altpriority_encoder_r08-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 723 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 INT31BtoFloat_altpriority_encoder_qb6-RTL " "Found design unit 10: INT31BtoFloat_altpriority_encoder_qb6-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 786 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 INT31BtoFloat_altfp_convert_7qm-RTL " "Found design unit 11: INT31BtoFloat_altfp_convert_7qm-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 int31btofloat-RTL " "Found design unit 12: int31btofloat-RTL" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "1 INT31BtoFloat_altbarrel_shift_fof " "Found entity 1: INT31BtoFloat_altbarrel_shift_fof" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "2 INT31BtoFloat_altpriority_encoder_3e8 " "Found entity 2: INT31BtoFloat_altpriority_encoder_3e8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "3 INT31BtoFloat_altpriority_encoder_6e8 " "Found entity 3: INT31BtoFloat_altpriority_encoder_6e8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "4 INT31BtoFloat_altpriority_encoder_be8 " "Found entity 4: INT31BtoFloat_altpriority_encoder_be8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "5 INT31BtoFloat_altpriority_encoder_rf8 " "Found entity 5: INT31BtoFloat_altpriority_encoder_rf8" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "6 INT31BtoFloat_altpriority_encoder_3v7 " "Found entity 6: INT31BtoFloat_altpriority_encoder_3v7" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "7 INT31BtoFloat_altpriority_encoder_6v7 " "Found entity 7: INT31BtoFloat_altpriority_encoder_6v7" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "8 INT31BtoFloat_altpriority_encoder_bv7 " "Found entity 8: INT31BtoFloat_altpriority_encoder_bv7" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 652 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "9 INT31BtoFloat_altpriority_encoder_r08 " "Found entity 9: INT31BtoFloat_altpriority_encoder_r08" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "10 INT31BtoFloat_altpriority_encoder_qb6 " "Found entity 10: INT31BtoFloat_altpriority_encoder_qb6" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "11 INT31BtoFloat_altfp_convert_7qm " "Found entity 11: INT31BtoFloat_altfp_convert_7qm" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""} { "Info" "ISGN_ENTITY_NAME" "12 INT31BtoFloat " "Found entity 12: INT31BtoFloat" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598000 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/DIF_comp.bdf " "Can't analyze file -- file components/DIF_comp.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645131598006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dif_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dif_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIF_comp " "Found entity 1: DIF_comp" {  } { { "DIF_comp.bdf" "" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 44 22 " "Found 44 design units, including 22 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_altbarrel_shift_ltd-RTL " "Found design unit 1: soma_altbarrel_shift_ltd-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 soma_altbarrel_shift_aeb-RTL " "Found design unit 2: soma_altbarrel_shift_aeb-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 soma_altpriority_encoder_3e8-RTL " "Found design unit 3: soma_altpriority_encoder_3e8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 558 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 soma_altpriority_encoder_6e8-RTL " "Found design unit 4: soma_altpriority_encoder_6e8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 580 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 soma_altpriority_encoder_be8-RTL " "Found design unit 5: soma_altpriority_encoder_be8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 634 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 soma_altpriority_encoder_3v7-RTL " "Found design unit 6: soma_altpriority_encoder_3v7-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 705 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 soma_altpriority_encoder_6v7-RTL " "Found design unit 7: soma_altpriority_encoder_6v7-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 725 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 soma_altpriority_encoder_bv7-RTL " "Found design unit 8: soma_altpriority_encoder_bv7-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 782 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 soma_altpriority_encoder_r08-RTL " "Found design unit 9: soma_altpriority_encoder_r08-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 845 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 soma_altpriority_encoder_rf8-RTL " "Found design unit 10: soma_altpriority_encoder_rf8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 913 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 soma_altpriority_encoder_qb6-RTL " "Found design unit 11: soma_altpriority_encoder_qb6-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 972 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 soma_altpriority_encoder_nh8-RTL " "Found design unit 12: soma_altpriority_encoder_nh8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1056 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 soma_altpriority_encoder_qh8-RTL " "Found design unit 13: soma_altpriority_encoder_qh8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1082 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 soma_altpriority_encoder_vh8-RTL " "Found design unit 14: soma_altpriority_encoder_vh8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 soma_altpriority_encoder_fj8-RTL " "Found design unit 15: soma_altpriority_encoder_fj8-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 soma_altpriority_encoder_n28-RTL " "Found design unit 16: soma_altpriority_encoder_n28-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 soma_altpriority_encoder_q28-RTL " "Found design unit 17: soma_altpriority_encoder_q28-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1295 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 soma_altpriority_encoder_v28-RTL " "Found design unit 18: soma_altpriority_encoder_v28-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1352 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 soma_altpriority_encoder_f48-RTL " "Found design unit 19: soma_altpriority_encoder_f48-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1415 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 soma_altpriority_encoder_e48-RTL " "Found design unit 20: soma_altpriority_encoder_e48-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1478 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 soma_altfp_add_sub_nti-RTL " "Found design unit 21: soma_altfp_add_sub_nti-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 soma-RTL " "Found design unit 22: soma-RTL" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4766 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_altbarrel_shift_ltd " "Found entity 1: soma_altbarrel_shift_ltd" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "2 soma_altbarrel_shift_aeb " "Found entity 2: soma_altbarrel_shift_aeb" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "3 soma_altpriority_encoder_3e8 " "Found entity 3: soma_altpriority_encoder_3e8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "4 soma_altpriority_encoder_6e8 " "Found entity 4: soma_altpriority_encoder_6e8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "5 soma_altpriority_encoder_be8 " "Found entity 5: soma_altpriority_encoder_be8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "6 soma_altpriority_encoder_3v7 " "Found entity 6: soma_altpriority_encoder_3v7" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "7 soma_altpriority_encoder_6v7 " "Found entity 7: soma_altpriority_encoder_6v7" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "8 soma_altpriority_encoder_bv7 " "Found entity 8: soma_altpriority_encoder_bv7" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 774 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "9 soma_altpriority_encoder_r08 " "Found entity 9: soma_altpriority_encoder_r08" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "10 soma_altpriority_encoder_rf8 " "Found entity 10: soma_altpriority_encoder_rf8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "11 soma_altpriority_encoder_qb6 " "Found entity 11: soma_altpriority_encoder_qb6" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "12 soma_altpriority_encoder_nh8 " "Found entity 12: soma_altpriority_encoder_nh8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "13 soma_altpriority_encoder_qh8 " "Found entity 13: soma_altpriority_encoder_qh8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "14 soma_altpriority_encoder_vh8 " "Found entity 14: soma_altpriority_encoder_vh8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "15 soma_altpriority_encoder_fj8 " "Found entity 15: soma_altpriority_encoder_fj8" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "16 soma_altpriority_encoder_n28 " "Found entity 16: soma_altpriority_encoder_n28" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "17 soma_altpriority_encoder_q28 " "Found entity 17: soma_altpriority_encoder_q28" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "18 soma_altpriority_encoder_v28 " "Found entity 18: soma_altpriority_encoder_v28" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "19 soma_altpriority_encoder_f48 " "Found entity 19: soma_altpriority_encoder_f48" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "20 soma_altpriority_encoder_e48 " "Found entity 20: soma_altpriority_encoder_e48" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "21 soma_altfp_add_sub_nti " "Found entity 21: soma_altfp_add_sub_nti" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""} { "Info" "ISGN_ENTITY_NAME" "22 soma " "Found entity 22: soma" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const_sigma.vhd 4 2 " "Found 4 design units, including 2 entities, in source file const_sigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const_sigma_lpm_constant_v09-RTL " "Found design unit 1: const_sigma_lpm_constant_v09-RTL" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598076 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 const_sigma-RTL " "Found design unit 2: const_sigma-RTL" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598076 ""} { "Info" "ISGN_ENTITY_NAME" "1 const_sigma_lpm_constant_v09 " "Found entity 1: const_sigma_lpm_constant_v09" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598076 ""} { "Info" "ISGN_ENTITY_NAME" "2 const_sigma " "Found entity 2: const_sigma" {  } { { "const_sigma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfloat.vhd 6 3 " "Found 6 design units, including 3 entities, in source file divfloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfloat_altfp_div_pst_kse-RTL " "Found design unit 1: divfloat_altfp_div_pst_kse-RTL" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divfloat_altfp_div_s4h-RTL " "Found design unit 2: divfloat_altfp_div_s4h-RTL" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1783 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598134 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divfloat-RTL " "Found design unit 3: divfloat-RTL" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1832 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598134 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfloat_altfp_div_pst_kse " "Found entity 1: divfloat_altfp_div_pst_kse" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598134 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfloat_altfp_div_s4h " "Found entity 2: divfloat_altfp_div_s4h" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598134 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfloat " "Found entity 3: divfloat" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trocarsinal.vhd 18 9 " "Found 18 design units, including 9 entities, in source file trocarsinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trocarsinal_altfp_inv_and_or_ckd-RTL " "Found design unit 1: trocarsinal_altfp_inv_and_or_ckd-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 trocarsinal_altfp_inv_and_or_umd-RTL " "Found design unit 2: trocarsinal_altfp_inv_and_or_umd-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 trocarsinal_altfp_inv_and_or_vid-RTL " "Found design unit 3: trocarsinal_altfp_inv_and_or_vid-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 475 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 trocarsinal_altfp_inv_and_or_hld-RTL " "Found design unit 4: trocarsinal_altfp_inv_and_or_hld-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 593 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 trocarsinal_altfp_inv_csa_tbi-RTL " "Found design unit 5: trocarsinal_altfp_inv_csa_tbi-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 715 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 trocarsinal_altfp_inv_csa_47i-RTL " "Found design unit 6: trocarsinal_altfp_inv_csa_47i-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 trocarsinal_altfp_inv_csa_58i-RTL " "Found design unit 7: trocarsinal_altfp_inv_csa_58i-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 923 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 trocarsinal_altfp_inv_vec-RTL " "Found design unit 8: trocarsinal_altfp_inv_vec-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 993 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 trocarsinal-RTL " "Found design unit 9: trocarsinal-RTL" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 2400 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "1 trocarsinal_altfp_inv_and_or_ckd " "Found entity 1: trocarsinal_altfp_inv_and_or_ckd" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "2 trocarsinal_altfp_inv_and_or_umd " "Found entity 2: trocarsinal_altfp_inv_and_or_umd" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "3 trocarsinal_altfp_inv_and_or_vid " "Found entity 3: trocarsinal_altfp_inv_and_or_vid" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "4 trocarsinal_altfp_inv_and_or_hld " "Found entity 4: trocarsinal_altfp_inv_and_or_hld" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "5 trocarsinal_altfp_inv_csa_tbi " "Found entity 5: trocarsinal_altfp_inv_csa_tbi" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "6 trocarsinal_altfp_inv_csa_47i " "Found entity 6: trocarsinal_altfp_inv_csa_47i" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "7 trocarsinal_altfp_inv_csa_58i " "Found entity 7: trocarsinal_altfp_inv_csa_58i" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "8 trocarsinal_altfp_inv_vec " "Found entity 8: trocarsinal_altfp_inv_vec" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 984 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""} { "Info" "ISGN_ENTITY_NAME" "9 trocarsinal " "Found entity 9: trocarsinal" {  } { { "trocarsinal.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/trocarsinal.vhd" 2390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menosum.vhd 4 2 " "Found 4 design units, including 2 entities, in source file menosum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menosum_lpm_constant_b49-RTL " "Found design unit 1: menosum_lpm_constant_b49-RTL" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598195 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 menosum-RTL " "Found design unit 2: menosum-RTL" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598195 ""} { "Info" "ISGN_ENTITY_NAME" "1 menosum_lpm_constant_b49 " "Found entity 1: menosum_lpm_constant_b49" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598195 ""} { "Info" "ISGN_ENTITY_NAME" "2 menosum " "Found entity 2: menosum" {  } { { "menosum.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponencial.vhd 4 2 " "Found 4 design units, including 2 entities, in source file exponencial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exponencial_altfp_exp_5fc-RTL " "Found design unit 1: exponencial_altfp_exp_5fc-RTL" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598254 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 exponencial-RTL " "Found design unit 2: exponencial-RTL" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2992 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598254 ""} { "Info" "ISGN_ENTITY_NAME" "1 exponencial_altfp_exp_5fc " "Found entity 1: exponencial_altfp_exp_5fc" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598254 ""} { "Info" "ISGN_ENTITY_NAME" "2 exponencial " "Found entity 2: exponencial" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kernelrbf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kernelrbf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kernelRBF " "Found entity 1: kernelRBF" {  } { { "kernelRBF.bdf" "" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131598255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131598255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoSD " "Elaborating entity \"projetoSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645131602112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:inst " "Elaborating entity \"soma\" for hierarchy \"soma:inst\"" {  } { { "projetoSD.bdf" "inst" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/projetoSD.bdf" { { 80 968 1152 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altfp_add_sub_nti soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component " "Elaborating entity \"soma_altfp_add_sub_nti\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\"" {  } { { "soma.vhd" "soma_altfp_add_sub_nti_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altbarrel_shift_ltd soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"soma_altbarrel_shift_ltd\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "soma.vhd" "lbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altbarrel_shift_aeb soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"soma_altbarrel_shift_aeb\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "soma.vhd" "rbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_qb6 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"soma_altpriority_encoder_qb6\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "soma.vhd" "leading_zeroes_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_r08 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"soma_altpriority_encoder_r08\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "soma.vhd" "altpriority_encoder7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_be8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"soma_altpriority_encoder_be8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "soma.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_6e8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"soma_altpriority_encoder_6e8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "soma.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_3e8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\|soma_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"soma_altpriority_encoder_3e8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_be8:altpriority_encoder10\|soma_altpriority_encoder_6e8:altpriority_encoder11\|soma_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "soma.vhd" "altpriority_encoder13" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_bv7 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"soma_altpriority_encoder_bv7\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "soma.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_6v7 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"soma_altpriority_encoder_6v7\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "soma.vhd" "altpriority_encoder15" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_3v7 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\|soma_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"soma_altpriority_encoder_3v7\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_r08:altpriority_encoder7\|soma_altpriority_encoder_bv7:altpriority_encoder9\|soma_altpriority_encoder_6v7:altpriority_encoder15\|soma_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "soma.vhd" "altpriority_encoder17" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_rf8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"soma_altpriority_encoder_rf8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_qb6:leading_zeroes_cnt\|soma_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "soma.vhd" "altpriority_encoder8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_e48 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"soma_altpriority_encoder_e48\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "soma.vhd" "trailing_zeros_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 3998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_fj8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"soma_altpriority_encoder_fj8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "soma.vhd" "altpriority_encoder21" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_vh8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"soma_altpriority_encoder_vh8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "soma.vhd" "altpriority_encoder23" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_qh8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"soma_altpriority_encoder_qh8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "soma.vhd" "altpriority_encoder25" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_nh8 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\|soma_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"soma_altpriority_encoder_nh8\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_fj8:altpriority_encoder21\|soma_altpriority_encoder_vh8:altpriority_encoder23\|soma_altpriority_encoder_qh8:altpriority_encoder25\|soma_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "soma.vhd" "altpriority_encoder27" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_f48 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"soma_altpriority_encoder_f48\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "soma.vhd" "altpriority_encoder22" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131602910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_v28 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"soma_altpriority_encoder_v28\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "soma.vhd" "altpriority_encoder30" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_q28 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"soma_altpriority_encoder_q28\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "soma.vhd" "altpriority_encoder32" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_altpriority_encoder_n28 soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\|soma_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"soma_altpriority_encoder_n28\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|soma_altpriority_encoder_e48:trailing_zeros_cnt\|soma_altpriority_encoder_f48:altpriority_encoder22\|soma_altpriority_encoder_v28:altpriority_encoder30\|soma_altpriority_encoder_q28:altpriority_encoder32\|soma_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "soma.vhd" "altpriority_encoder34" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "soma.vhd" "add_sub1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4515 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603308 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4515 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_75g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_75g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_75g " "Found entity 1: add_sub_75g" {  } { { "db/add_sub_75g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_75g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_75g soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated " "Elaborating entity \"add_sub_75g\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_75g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2\"" {  } { { "soma.vhd" "add_sub2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603402 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "soma.vhd" "add_sub3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603421 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_45g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_45g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_45g " "Found entity 1: add_sub_45g" {  } { { "db/add_sub_45g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_45g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_45g soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated " "Elaborating entity \"add_sub_45g\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_45g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "soma.vhd" "add_sub4" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4548 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603502 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4548 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_64g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_64g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_64g " "Found entity 1: add_sub_64g" {  } { { "db/add_sub_64g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_64g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_64g soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated " "Elaborating entity \"add_sub_64g\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_64g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "soma.vhd" "add_sub5" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4559 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603586 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4559 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_pdi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6\"" {  } { { "soma.vhd" "add_sub6" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603668 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "soma.vhd" "man_2comp_res_lower" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603687 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ek " "Found entity 1: add_sub_8ek" {  } { { "db/add_sub_8ek.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_8ek.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ek soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_8ek:auto_generated " "Elaborating entity \"add_sub_8ek\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_8ek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "soma.vhd" "man_2comp_res_upper0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603781 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dvj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dvj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dvj " "Found entity 1: add_sub_dvj" {  } { { "db/add_sub_dvj.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_dvj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dvj soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_dvj:auto_generated " "Elaborating entity \"add_sub_dvj\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_dvj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "soma.vhd" "man_2comp_res_upper1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603863 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "soma.vhd" "man_add_sub_upper0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4671 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603882 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4671 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "soma.vhd" "man_add_sub_upper1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4687 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603896 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4687 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "soma.vhd" "man_res_rounding_add_sub_lower" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4713 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131603919 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4713 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131603919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckg " "Found entity 1: add_sub_ckg" {  } { { "db/add_sub_ckg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_ckg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131603978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131603978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ckg soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated " "Elaborating entity \"add_sub_ckg\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_ckg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "soma.vhd" "man_res_rounding_add_sub_upper1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131603994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4725 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604003 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4725 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lsg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lsg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lsg " "Found entity 1: add_sub_lsg" {  } { { "db/add_sub_lsg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_lsg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lsg soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated " "Elaborating entity \"add_sub_lsg\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_lsg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "soma.vhd" "trailing_zeros_limit_comparator" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4737 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604145 ""}  } { { "soma.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/soma.vhd" 4737 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pjh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pjh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pjh " "Found entity 1: cmpr_pjh" {  } { { "db/cmpr_pjh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_pjh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pjh soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated " "Elaborating entity \"cmpr_pjh\" for hierarchy \"soma:inst\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_pjh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kernelRBF kernelRBF:inst16 " "Elaborating entity \"kernelRBF\" for hierarchy \"kernelRBF:inst16\"" {  } { { "projetoSD.bdf" "inst16" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/projetoSD.bdf" { { 88 496 648 280 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponencial kernelRBF:inst16\|exponencial:inst15 " "Elaborating entity \"exponencial\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\"" {  } { { "kernelRBF.bdf" "inst15" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 280 2488 2696 424 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponencial_altfp_exp_5fc kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component " "Elaborating entity \"exponencial_altfp_exp_5fc\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\"" {  } { { "exponencial.vhd" "exponencial_altfp_exp_5fc_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604257 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_invert_exp_value_w_result_range130w exponencial.vhd(747) " "Verilog HDL or VHDL warning at exponencial.vhd(747): object \"wire_invert_exp_value_w_result_range130w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131604263 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range129w exponencial.vhd(1045) " "Verilog HDL or VHDL warning at exponencial.vhd(1045): object \"wire_w_exp_value_wo_range129w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1045 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131604273 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range132w exponencial.vhd(1046) " "Verilog HDL or VHDL warning at exponencial.vhd(1046): object \"wire_w_exp_value_wo_range132w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131604273 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_exp_value_wo_range131w exponencial.vhd(1047) " "Verilog HDL or VHDL warning at exponencial.vhd(1047): object \"wire_w_exp_value_wo_range131w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1047 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131604273 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_2_wo_range183w exponencial.vhd(1124) " "Verilog HDL or VHDL warning at exponencial.vhd(1124): object \"wire_w_xf_pre_2_wo_range183w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131604274 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_xf_pre_wo_range177w exponencial.vhd(1125) " "Verilog HDL or VHDL warning at exponencial.vhd(1125): object \"wire_w_xf_pre_wo_range177w\" assigned a value but never read" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 1125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131604274 "|projetoSD|kernelRBF:inst16|exponencial:inst15|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "exponencial.vhd" "exp_minus_bias" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2646 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_minus_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604535 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2646 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "exponencial.vhd" "exp_value_add_bias" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604555 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_joi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_joi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_joi " "Found entity 1: add_sub_joi" {  } { { "db/add_sub_joi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_joi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_joi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_joi:auto_generated " "Elaborating entity \"add_sub_joi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_joi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "exponencial.vhd" "exp_value_man_over" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:exp_value_man_over\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604633 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "exponencial.vhd" "invert_exp_value" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2695 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604654 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2695 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ri " "Found entity 1: add_sub_3ri" {  } { { "db/add_sub_3ri.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_3ri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ri kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\|add_sub_3ri:auto_generated " "Elaborating entity \"add_sub_3ri\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\|add_sub_3ri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\"" {  } { { "exponencial.vhd" "man_round" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2711 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604740 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2711 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5g " "Found entity 1: add_sub_i5g" {  } { { "db/add_sub_i5g.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_i5g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5g kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\|add_sub_i5g:auto_generated " "Elaborating entity \"add_sub_i5g\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:man_round\|add_sub_i5g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "exponencial.vhd" "one_minus_xf" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2723 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604825 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2723 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5gi " "Found entity 1: add_sub_5gi" {  } { { "db/add_sub_5gi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_5gi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5gi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\|add_sub_5gi:auto_generated " "Elaborating entity \"add_sub_5gi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\|add_sub_5gi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "exponencial.vhd" "x_fixed_minus_xiln2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2739 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604911 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2739 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cgi " "Found entity 1: add_sub_cgi" {  } { { "db/add_sub_cgi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_cgi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131604971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131604971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cgi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_cgi:auto_generated " "Elaborating entity \"add_sub_cgi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_cgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "exponencial.vhd" "xf_minus_ln2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2755 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131604993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2 " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xf_minus_ln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131604993 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2755 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131604993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\"" {  } { { "exponencial.vhd" "xi_add_one" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2771 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605015 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2771 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_odi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "exponencial.vhd" "rbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2786 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 38 " "Parameter \"LPM_WIDTH\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 6 " "Parameter \"LPM_WIDTHDIST\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605137 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2786 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vhe " "Found entity 1: lpm_clshift_vhe" {  } { { "db/lpm_clshift_vhe.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/lpm_clshift_vhe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vhe kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated " "Elaborating entity \"lpm_clshift_vhe\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "exponencial.vhd" "distance_overflow_comp" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605197 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uqh " "Found entity 1: cmpr_uqh" {  } { { "db/cmpr_uqh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_uqh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uqh kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\|cmpr_uqh:auto_generated " "Elaborating entity \"cmpr_uqh\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\|cmpr_uqh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\"" {  } { { "exponencial.vhd" "tbl1_compare" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2812 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605282 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2812 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0uh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0uh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0uh " "Found entity 1: cmpr_0uh" {  } { { "db/cmpr_0uh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_0uh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0uh kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\|cmpr_0uh:auto_generated " "Elaborating entity \"cmpr_0uh\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\|cmpr_0uh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare\"" {  } { { "exponencial.vhd" "underflow_compare" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2822 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_compare:underflow_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605363 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2822 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\"" {  } { { "exponencial.vhd" "man_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2832 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 31 " "Parameter \"LPM_WIDTHA\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605495 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2832 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ecs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ecs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ecs " "Found entity 1: mult_ecs" {  } { { "db/mult_ecs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ecs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ecs kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated " "Elaborating entity \"mult_ecs\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "exponencial.vhd" "tbl1_tbl2_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605664 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ics.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ics.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ics " "Found entity 1: mult_ics" {  } { { "db/mult_ics.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ics.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ics kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated " "Elaborating entity \"mult_ics\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "exponencial.vhd" "tbl3_taylor_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2867 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 30 " "Parameter \"LPM_WIDTHB\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 62 " "Parameter \"LPM_WIDTHP\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605757 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2867 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fcs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fcs " "Found entity 1: mult_fcs" {  } { { "db/mult_fcs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_fcs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fcs kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\|mult_fcs:auto_generated " "Elaborating entity \"mult_fcs\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\|mult_fcs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "exponencial.vhd" "xi_ln2_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2884 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 38 " "Parameter \"LPM_WIDTHB\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 46 " "Parameter \"LPM_WIDTHP\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605852 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2884 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cbs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cbs " "Found entity 1: mult_cbs" {  } { { "db/mult_cbs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_cbs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131605911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131605911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_cbs kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated " "Elaborating entity \"mult_cbs\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\"" {  } { { "exponencial.vhd" "xi_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2901 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131605946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131605946 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2901 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131605946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gpr " "Found entity 1: mult_gpr" {  } { { "db/mult_gpr.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_gpr.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gpr kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated " "Elaborating entity \"mult_gpr\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one " "Elaborating entity \"LPM_MUX\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\"" {  } { { "exponencial.vhd" "table_one" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2919 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606102 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2919 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f3e " "Found entity 1: mux_f3e" {  } { { "db/mux_f3e.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mux_f3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f3e kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\|mux_f3e:auto_generated " "Elaborating entity \"mux_f3e\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_one\|mux_f3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three " "Elaborating entity \"LPM_MUX\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\"" {  } { { "exponencial.vhd" "table_three" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606293 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_d3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d3e " "Found entity 1: mux_d3e" {  } { { "db/mux_d3e.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mux_d3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d3e kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\|mux_d3e:auto_generated " "Elaborating entity \"mux_d3e\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_three\|mux_d3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two " "Elaborating entity \"LPM_MUX\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\"" {  } { { "exponencial.vhd" "table_two" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\"" {  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2951 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606429 ""}  } { { "exponencial.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/exponencial.vhd" 2951 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3e " "Found entity 1: mux_i3e" {  } { { "db/mux_i3e.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mux_i3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i3e kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\|mux_i3e:auto_generated " "Elaborating entity \"mux_i3e\" for hierarchy \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|LPM_MUX:table_two\|mux_i3e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_Float kernelRBF:inst16\|MULT_Float:inst11 " "Elaborating entity \"MULT_Float\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\"" {  } { { "kernelRBF.bdf" "inst11" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 280 2216 2440 440 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_Float_altfp_mult_fkn kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component " "Elaborating entity \"MULT_Float_altfp_mult_fkn\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\"" {  } { { "MULT_Float.vhd" "MULT_Float_altfp_mult_fkn_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MULT_Float.vhd" "exp_add_adder" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1295 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606655 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1295 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6j " "Found entity 1: add_sub_f6j" {  } { { "db/add_sub_f6j.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_f6j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f6j kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_f6j:auto_generated " "Elaborating entity \"add_sub_f6j\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_f6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MULT_Float.vhd" "exp_adj_adder" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606740 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ug " "Found entity 1: add_sub_4ug" {  } { { "db/add_sub_4ug.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_4ug.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ug kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated " "Elaborating entity \"add_sub_4ug\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_4ug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MULT_Float.vhd" "exp_bias_subtr" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1338 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606832 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1338 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MULT_Float.vhd" "man_round_adder" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1352 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131606916 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1352 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131606916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gjg " "Found entity 1: add_sub_gjg" {  } { { "db/add_sub_gjg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_gjg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131606980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131606980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gjg kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated " "Elaborating entity \"add_sub_gjg\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_gjg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131606981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "MULT_Float.vhd" "man_product2_mult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1397 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607010 ""}  } { { "MULT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/MULT_Float.vhd" 1397 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ncs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"kernelRBF:inst16\|MULT_Float:inst11\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfloat kernelRBF:inst16\|divfloat:inst12 " "Elaborating entity \"divfloat\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\"" {  } { { "kernelRBF.bdf" "inst12" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 288 1992 2176 488 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfloat_altfp_div_s4h kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component " "Elaborating entity \"divfloat_altfp_div_s4h\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\"" {  } { { "divfloat.vhd" "divfloat_altfp_div_s4h_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfloat_altfp_div_pst_kse kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1 " "Elaborating entity \"divfloat_altfp_div_pst_kse\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\"" {  } { { "divfloat.vhd" "altfp_div_pst1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w divfloat.vhd(330) " "Verilog HDL or VHDL warning at divfloat.vhd(330): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645131607130 "|projetoSD|kernelRBF:inst16|divfloat:inst12|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component|divfloat_altfp_div_pst_kse:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divfloat.vhd" "altsyncram3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE divfloat.hex " "Parameter \"INIT_FILE\" = \"divfloat.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone V " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607380 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4r3 " "Found entity 1: altsyncram_g4r3" {  } { { "db/altsyncram_g4r3.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_g4r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4r3 kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_g4r3:auto_generated " "Elaborating entity \"altsyncram_g4r3\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_g4r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divfloat.vhd" "bias_addition" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1593 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607497 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1593 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mhi " "Found entity 1: add_sub_mhi" {  } { { "db/add_sub_mhi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_mhi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mhi kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated " "Elaborating entity \"add_sub_mhi\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_mhi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divfloat.vhd" "exp_sub" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1609 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607586 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1609 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_3mh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divfloat.vhd" "quotient_process" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1627 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607671 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1627 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eng " "Found entity 1: add_sub_eng" {  } { { "db/add_sub_eng.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_eng.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eng kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_eng:auto_generated " "Elaborating entity \"add_sub_eng\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_eng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divfloat.vhd" "remainder_sub_0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1640 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607757 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1640 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mdg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mdg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mdg " "Found entity 1: add_sub_mdg" {  } { { "db/add_sub_mdg.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_mdg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mdg kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_mdg:auto_generated " "Elaborating entity \"add_sub_mdg\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_mdg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divfloat.vhd" "cmpr2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1651 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607842 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1651 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gsh " "Found entity 1: cmpr_gsh" {  } { { "db/cmpr_gsh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_gsh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gsh kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated " "Elaborating entity \"cmpr_gsh\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_gsh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divfloat.vhd" "a1_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1662 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131607939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131607939 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1662 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131607939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ubt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ubt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ubt " "Found entity 1: mult_ubt" {  } { { "db/mult_ubt.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ubt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131607999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131607999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ubt kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated " "Elaborating entity \"mult_ubt\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divfloat.vhd" "b1_prod" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1684 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608034 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1684 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131608034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_rbt.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131608137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131608137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_rbt kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated " "Elaborating entity \"mult_rbt\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divfloat.vhd" "q_partial_0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1702 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608178 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1702 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131608178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4ct " "Found entity 1: mult_4ct" {  } { { "db/mult_4ct.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_4ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131608249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131608249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_4ct kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated " "Elaborating entity \"mult_4ct\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divfloat.vhd" "remainder_mult_0" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131608290 ""}  } { { "divfloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/divfloat.vhd" 1744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131608290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ct " "Found entity 1: mult_2ct" {  } { { "db/mult_2ct.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_2ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131608354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131608354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ct kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated " "Elaborating entity \"mult_2ct\" for hierarchy \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131608355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIF_comp kernelRBF:inst16\|DIF_comp:inst1 " "Elaborating entity \"DIF_comp\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\"" {  } { { "kernelRBF.bdf" "inst1" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 192 584 792 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131609826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst " "Elaborating entity \"Subtrator\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\"" {  } { { "DIF_comp.bdf" "inst" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { { 336 1064 1248 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131609892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altfp_add_sub_oui kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component " "Elaborating entity \"Subtrator_altfp_add_sub_oui\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\"" {  } { { "Subtrator.vhd" "Subtrator_altfp_add_sub_oui_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131609909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altbarrel_shift_ltd kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"Subtrator_altbarrel_shift_ltd\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "Subtrator.vhd" "lbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altbarrel_shift_aeb kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"Subtrator_altbarrel_shift_aeb\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "Subtrator.vhd" "rbarrel_shift" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 3989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_qb6 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"Subtrator_altpriority_encoder_qb6\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "Subtrator.vhd" "leading_zeroes_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_r08 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"Subtrator_altpriority_encoder_r08\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "Subtrator.vhd" "altpriority_encoder7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_be8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"Subtrator_altpriority_encoder_be8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "Subtrator.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_6e8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"Subtrator_altpriority_encoder_6e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "Subtrator.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_3e8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11\|Subtrator_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"Subtrator_altpriority_encoder_3e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_be8:altpriority_encoder10\|Subtrator_altpriority_encoder_6e8:altpriority_encoder11\|Subtrator_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "Subtrator.vhd" "altpriority_encoder13" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_bv7 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"Subtrator_altpriority_encoder_bv7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "Subtrator.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_6v7 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"Subtrator_altpriority_encoder_6v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "Subtrator.vhd" "altpriority_encoder15" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_3v7 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15\|Subtrator_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"Subtrator_altpriority_encoder_3v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_r08:altpriority_encoder7\|Subtrator_altpriority_encoder_bv7:altpriority_encoder9\|Subtrator_altpriority_encoder_6v7:altpriority_encoder15\|Subtrator_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "Subtrator.vhd" "altpriority_encoder17" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_rf8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"Subtrator_altpriority_encoder_rf8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_qb6:leading_zeroes_cnt\|Subtrator_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "Subtrator.vhd" "altpriority_encoder8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_e48 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"Subtrator_altpriority_encoder_e48\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "Subtrator.vhd" "trailing_zeros_cnt" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 4002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_fj8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"Subtrator_altpriority_encoder_fj8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "Subtrator.vhd" "altpriority_encoder21" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_vh8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"Subtrator_altpriority_encoder_vh8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "Subtrator.vhd" "altpriority_encoder23" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_qh8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"Subtrator_altpriority_encoder_qh8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "Subtrator.vhd" "altpriority_encoder25" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_nh8 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25\|Subtrator_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"Subtrator_altpriority_encoder_nh8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_fj8:altpriority_encoder21\|Subtrator_altpriority_encoder_vh8:altpriority_encoder23\|Subtrator_altpriority_encoder_qh8:altpriority_encoder25\|Subtrator_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "Subtrator.vhd" "altpriority_encoder27" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_f48 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"Subtrator_altpriority_encoder_f48\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "Subtrator.vhd" "altpriority_encoder22" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_v28 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"Subtrator_altpriority_encoder_v28\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "Subtrator.vhd" "altpriority_encoder30" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_q28 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"Subtrator_altpriority_encoder_q28\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "Subtrator.vhd" "altpriority_encoder32" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator_altpriority_encoder_n28 kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32\|Subtrator_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"Subtrator_altpriority_encoder_n28\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Subtrator:inst\|Subtrator_altfp_add_sub_oui:Subtrator_altfp_add_sub_oui_component\|Subtrator_altpriority_encoder_e48:trailing_zeros_cnt\|Subtrator_altpriority_encoder_f48:altpriority_encoder22\|Subtrator_altpriority_encoder_v28:altpriority_encoder30\|Subtrator_altpriority_encoder_q28:altpriority_encoder32\|Subtrator_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "Subtrator.vhd" "altpriority_encoder34" { Text "E:/Programacao/VHDL/SD/Projeto-SD/Subtrator.vhd" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10 " "Elaborating entity \"INT31BtoFloat\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\"" {  } { { "DIF_comp.bdf" "inst10" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { { 240 752 976 336 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altfp_convert_7qm kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component " "Elaborating entity \"INT31BtoFloat_altfp_convert_7qm\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\"" {  } { { "components/INT31BtoFloat.vhd" "INT31BtoFloat_altfp_convert_7qm_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131610950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altbarrel_shift_fof kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altbarrel_shift_fof:altbarrel_shift5 " "Elaborating entity \"INT31BtoFloat_altbarrel_shift_fof\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altbarrel_shift_fof:altbarrel_shift5\"" {  } { { "components/INT31BtoFloat.vhd" "altbarrel_shift5" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_qb6 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_qb6\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_rf8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_rf8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_be8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_be8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_6e8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_6e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder13" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_3e8 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13\|INT31BtoFloat_altpriority_encoder_3e8:altpriority_encoder15 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_3e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_rf8:altpriority_encoder10\|INT31BtoFloat_altpriority_encoder_be8:altpriority_encoder11\|INT31BtoFloat_altpriority_encoder_6e8:altpriority_encoder13\|INT31BtoFloat_altpriority_encoder_3e8:altpriority_encoder15\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder15" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_r08 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_r08\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_bv7 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_bv7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder17" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_6v7 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_6v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder19" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT31BtoFloat_altpriority_encoder_3v7 kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19\|INT31BtoFloat_altpriority_encoder_3v7:altpriority_encoder21 " "Elaborating entity \"INT31BtoFloat_altpriority_encoder_3v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|INT31BtoFloat_altpriority_encoder_qb6:altpriority_encoder2\|INT31BtoFloat_altpriority_encoder_r08:altpriority_encoder9\|INT31BtoFloat_altpriority_encoder_bv7:altpriority_encoder17\|INT31BtoFloat_altpriority_encoder_6v7:altpriority_encoder19\|INT31BtoFloat_altpriority_encoder_3v7:altpriority_encoder21\"" {  } { { "components/INT31BtoFloat.vhd" "altpriority_encoder21" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1356 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611474 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611474 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1356 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131611474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ori " "Found entity 1: add_sub_ori" {  } { { "db/add_sub_ori.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_ori.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131611558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131611558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ori kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated " "Elaborating entity \"add_sub_ori\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub1\|add_sub_ori:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1367 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611583 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1367 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131611583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dri " "Found entity 1: add_sub_dri" {  } { { "db/add_sub_dri.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_dri.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131611644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131611644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dri kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated " "Elaborating entity \"add_sub_dri\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub3\|add_sub_dri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub6" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611667 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131611667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iaj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iaj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iaj " "Found entity 1: add_sub_iaj" {  } { { "db/add_sub_iaj.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_iaj.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131611728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131611728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iaj kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated " "Elaborating entity \"add_sub_iaj\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub6\|add_sub_iaj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1392 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611747 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1392 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131611747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "components/INT31BtoFloat.vhd" "add_sub8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1405 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611768 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1405 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131611768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cqi " "Found entity 1: add_sub_cqi" {  } { { "db/add_sub_cqi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131611829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131611829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cqi kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated " "Elaborating entity \"add_sub_cqi\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_cqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\"" {  } { { "components/INT31BtoFloat.vhd" "cmpr4" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\"" {  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131611855 ""}  } { { "components/INT31BtoFloat.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/INT31BtoFloat.vhd" 1423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131611855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3rh " "Found entity 1: cmpr_3rh" {  } { { "db/cmpr_3rh.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_3rh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131611915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131611915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3rh kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated " "Elaborating entity \"cmpr_3rh\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|INT31BtoFloat:inst10\|INT31BtoFloat_altfp_convert_7qm:INT31BtoFloat_altfp_convert_7qm_component\|lpm_compare:cmpr4\|cmpr_3rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6 " "Elaborating entity \"Convert_INT_Float\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\"" {  } { { "DIF_comp.bdf" "inst6" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/DIF_comp.bdf" { { 344 752 960 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altfp_convert_vpm kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component " "Elaborating entity \"Convert_INT_Float_altfp_convert_vpm\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\"" {  } { { "components/Convert_INT_Float.vhd" "Convert_INT_Float_altfp_convert_vpm_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altbarrel_shift_aof kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altbarrel_shift_aof:altbarrel_shift5 " "Elaborating entity \"Convert_INT_Float_altbarrel_shift_aof\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altbarrel_shift_aof:altbarrel_shift5\"" {  } { { "components/Convert_INT_Float.vhd" "altbarrel_shift5" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131611979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_rb6 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_rb6\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder2" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_bv7 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_bv7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder6" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_6v7 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_6v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder8" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_3v7 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_3v7\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder10" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_3e8 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_3e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6v7:altpriority_encoder8\|Convert_INT_Float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder11" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_6e8 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_6e8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_bv7:altpriority_encoder6\|Convert_INT_Float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder9" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Convert_INT_Float_altpriority_encoder_be8 kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"Convert_INT_Float_altpriority_encoder_be8\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|Convert_INT_Float_altpriority_encoder_rb6:altpriority_encoder2\|Convert_INT_Float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "components/Convert_INT_Float.vhd" "altpriority_encoder7" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/Convert_INT_Float.vhd" "add_sub1" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\"" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1028 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612209 ""}  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1028 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131612209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dqi " "Found entity 1: add_sub_dqi" {  } { { "db/add_sub_dqi.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_dqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131612275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131612275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dqi kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\|add_sub_dqi:auto_generated " "Elaborating entity \"add_sub_dqi\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub1\|add_sub_dqi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/Convert_INT_Float.vhd" "add_sub3" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3\"" {  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1039 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131612296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"kernelRBF:inst16\|DIF_comp:inst1\|Convert_INT_Float:inst6\|Convert_INT_Float_altfp_convert_vpm:Convert_INT_Float_altfp_convert_vpm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131612296 ""}  } { { "components/Convert_INT_Float.vhd" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/components/Convert_INT_Float.vhd" 1039 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131612296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_sigma kernelRBF:inst16\|const_sigma:inst7 " "Elaborating entity \"const_sigma\" for hierarchy \"kernelRBF:inst16\|const_sigma:inst7\"" {  } { { "kernelRBF.bdf" "inst7" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 544 1264 1376 592 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131617180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const_sigma_lpm_constant_v09 kernelRBF:inst16\|const_sigma:inst7\|const_sigma_lpm_constant_v09:const_sigma_lpm_constant_v09_component " "Elaborating entity \"const_sigma_lpm_constant_v09\" for hierarchy \"kernelRBF:inst16\|const_sigma:inst7\|const_sigma_lpm_constant_v09:const_sigma_lpm_constant_v09_component\"" {  } { { "const_sigma.vhd" "const_sigma_lpm_constant_v09_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/const_sigma.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131617195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menosum kernelRBF:inst16\|menosum:inst14 " "Elaborating entity \"menosum\" for hierarchy \"kernelRBF:inst16\|menosum:inst14\"" {  } { { "kernelRBF.bdf" "inst14" { Schematic "E:/Programacao/VHDL/SD/Projeto-SD/kernelRBF.bdf" { { 560 2048 2160 608 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131617254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menosum_lpm_constant_b49 kernelRBF:inst16\|menosum:inst14\|menosum_lpm_constant_b49:menosum_lpm_constant_b49_component " "Elaborating entity \"menosum_lpm_constant_b49\" for hierarchy \"kernelRBF:inst16\|menosum:inst14\|menosum_lpm_constant_b49:menosum_lpm_constant_b49_component\"" {  } { { "menosum.vhd" "menosum_lpm_constant_b49_component" { Text "E:/Programacao/VHDL/SD/Projeto-SD/menosum.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131617269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645131688205 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645131690864 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645131690864 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645131690864 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645131690864 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645131690866 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645131690866 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645131690866 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645131690866 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645131690904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645131690904 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645131690904 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645131690904 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645131690921 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645131690921 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645131690921 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645131690921 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|input_is_infinity_16_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|input_is_infinity_16_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|exp_value_b4_bias_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|exp_value_b4_bias_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|infinity_magnitude_sub_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|infinity_magnitude_sub_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 42 " "Parameter WIDTH set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|datab_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|datab_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 240 " "Parameter WIDTH set to 240" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694822 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645131694822 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_rbt.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_rbt.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_ubt.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ubt.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~mult_hlmacmult\"" {  } { { "db/mult_2ct.v" "Mult0~mult_hlmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_2ct.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|Mult0~mult_hhmacmult\"" {  } { { "db/mult_ecs.v" "Mult0~mult_hhmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ecs.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|Mult0~mult_hhmacmult\"" {  } { { "db/mult_ics.v" "Mult0~mult_hhmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ics.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|Mult0~mult_hhmacmult\"" {  } { { "db/mult_ecs.v" "Mult0~mult_hhmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ecs.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|Mult0~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|Mult0~mult_hhmacmult\"" {  } { { "db/mult_ics.v" "Mult0~mult_hhmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ics.v" 62 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_gpr.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_gpr.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_llmacmult\"" {  } { { "db/mult_cbs.v" "Mult0~mult_llmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_cbs.v" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_hlmacmult\"" {  } { { "db/mult_cbs.v" "Mult0~mult_hlmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_cbs.v" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_gpr.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_gpr.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_llmacmult\"" {  } { { "db/mult_cbs.v" "Mult0~mult_llmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_cbs.v" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|Mult0~mult_hlmacmult\"" {  } { { "db/mult_cbs.v" "Mult0~mult_hlmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_cbs.v" 76 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_4ct.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_4ct.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|Mult0~mult_hlmacmult\"" {  } { { "db/mult_2ct.v" "Mult0~mult_hlmacmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_2ct.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_4ct:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_4ct.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_4ct.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_rbt.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_rbt.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|Mult0~macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|Mult0~macmult\"" {  } { { "db/mult_ubt.v" "Mult0~macmult" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_ubt.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645131694829 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645131694829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131695078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 240 " "Parameter \"WIDTH\" = \"240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695078 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131695078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d0v " "Found entity 1: shift_taps_d0v" {  } { { "db/shift_taps_d0v.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_d0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iu91 " "Found entity 1: altsyncram_iu91" {  } { { "db/altsyncram_iu91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_iu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131695665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131695665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131695665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0v " "Found entity 1: shift_taps_e0v" {  } { { "db/shift_taps_e0v.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_e0v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mu91 " "Found entity 1: altsyncram_mu91" {  } { { "db/altsyncram_mu91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_mu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_9jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131695959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131695959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131696127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|soma:inst5\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696127 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131696127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dvu " "Found entity 1: shift_taps_dvu" {  } { { "db/shift_taps_dvu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_dvu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bs91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bs91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bs91 " "Found entity 1: altsyncram_bs91" {  } { { "db/altsyncram_bs91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_bs91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131696714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|soma:inst6\|soma_altfp_add_sub_nti:soma_altfp_add_sub_nti_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 42 " "Parameter \"WIDTH\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131696714 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131696714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_evu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_evu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_evu " "Found entity 1: shift_taps_evu" {  } { { "db/shift_taps_evu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_evu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s91 " "Found entity 1: altsyncram_3s91" {  } { { "db/altsyncram_3s91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_3s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_rhf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131696955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131696955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131697083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|MULT_Float:inst9\|MULT_Float_altfp_mult_fkn:MULT_Float_altfp_mult_fkn_component\|altshift_taps:datab_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697083 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131697083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fvu " "Found entity 1: shift_taps_fvu" {  } { { "db/shift_taps_fvu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_fvu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131697149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131697149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s91 " "Found entity 1: altsyncram_4s91" {  } { { "db/altsyncram_4s91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_4s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131697383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131697383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131697509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131697509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131697655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131697655 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131697655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_avu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_avu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_avu " "Found entity 1: shift_taps_avu" {  } { { "db/shift_taps_avu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_avu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131697734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131697734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s91 " "Found entity 1: altsyncram_2s91" {  } { { "db/altsyncram_2s91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_2s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131697882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131697882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_ejf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131698020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131698020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131698181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698181 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131698181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gvu " "Found entity 1: shift_taps_gvu" {  } { { "db/shift_taps_gvu.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/shift_taps_gvu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131698256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131698256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_as91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_as91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_as91 " "Found entity 1: altsyncram_as91" {  } { { "db/altsyncram_as91.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/altsyncram_as91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131698351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131698351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjf " "Found entity 1: cntr_fjf" {  } { { "db/cntr_fjf.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/cntr_fjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131698437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131698437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131698510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:b1_prod\|mult_rbt:auto_generated\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698510 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131698510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bl01 " "Found entity 1: mult_bl01" {  } { { "db/mult_bl01.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_bl01.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131698639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131698639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|lpm_mult:Mult0_rtl_1 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|lpm_mult:Mult0_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131698793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|lpm_mult:Mult0_rtl_1 " "Instantiated megafunction \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:a1_prod\|mult_ubt:auto_generated\|lpm_mult:Mult0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131698793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131698793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dl01 " "Found entity 1: mult_dl01" {  } { { "db/mult_dl01.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_dl01.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131699014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131699014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|lpm_mult:Mult0_rtl_2 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|lpm_mult:Mult0_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|lpm_mult:Mult0_rtl_2 " "Instantiated megafunction \"kernelRBF:inst17\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_2ct:auto_generated\|lpm_mult:Mult0_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131699108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_il01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_il01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_il01 " "Found entity 1: mult_il01" {  } { { "db/mult_il01.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_il01.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131699174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131699174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|lpm_mult:Mult0_rtl_3 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|lpm_mult:Mult0_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|lpm_mult:Mult0_rtl_3 " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_ecs:auto_generated\|lpm_mult:Mult0_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131699278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_el01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_el01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_el01 " "Found entity 1: mult_el01" {  } { { "db/mult_el01.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_el01.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131699343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131699343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|lpm_mult:Mult0_rtl_4 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|lpm_mult:Mult0_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|lpm_mult:Mult0_rtl_4 " "Instantiated megafunction \"kernelRBF:inst16\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_ics:auto_generated\|lpm_mult:Mult0_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699422 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131699422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hl01 " "Found entity 1: mult_hl01" {  } { { "db/mult_hl01.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_hl01.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131699486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131699486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131699574 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131699574 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699719 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699762 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131699911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131699911 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131699945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9h " "Found entity 1: add_sub_c9h" {  } { { "db/add_sub_c9h.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_c9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131700009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131700009 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|altshift:external_latency_ffs kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_gpr:auto_generated\|lpm_mult:Mult0_rtl_7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 27 " "Parameter \"LPM_WIDTHA\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700077 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131700077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|multcore:mult_core kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|multcore:mult_core\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|multcore:mult_core\|mpar_add:padder kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700111 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_99h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131700207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131700207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|altshift:external_latency_ffs kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9 " "Instantiated megafunction \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131700270 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|multcore:mult_core kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|multcore:mult_core\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|multcore:mult_core\|mpar_add:padder kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9h " "Found entity 1: add_sub_a9h" {  } { { "db/add_sub_a9h.tdf" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/add_sub_a9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131700384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131700384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|altshift:external_latency_ffs kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9 " "Elaborated megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"kernelRBF:inst17\|exponencial:inst15\|exponencial_altfp_exp_5fc:exponencial_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_cbs:auto_generated\|lpm_mult:Mult0_rtl_9\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|lpm_mult:Mult0_rtl_13 " "Elaborated megafunction instantiation \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|lpm_mult:Mult0_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131700526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|lpm_mult:Mult0_rtl_13 " "Instantiated megafunction \"kernelRBF:inst16\|divfloat:inst12\|divfloat_altfp_div_s4h:divfloat_altfp_div_s4h_component\|divfloat_altfp_div_pst_kse:altfp_div_pst1\|lpm_mult:q_partial_1\|mult_4ct:auto_generated\|lpm_mult:Mult0_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645131700527 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645131700527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kl01.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kl01.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kl01 " "Found entity 1: mult_kl01" {  } { { "db/mult_kl01.v" "" { Text "E:/Programacao/VHDL/SD/Projeto-SD/db/mult_kl01.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645131700606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131700606 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645131704206 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645131704206 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1645131704206 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1645131704206 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645131704214 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645131704214 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1645131704214 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1645131704214 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645131704277 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645131704277 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1645131704277 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1645131704277 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645131704363 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645131704362 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1645131704363 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1645131704363 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "578 " "Ignored 578 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "578 " "Ignored 578 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 2 1645131704691 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 2 1645131704691 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1162 " "Ignored 1162 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1162 " "Ignored 1162 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1645131704786 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1645131704786 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "336 " "Ignored 336 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "336 " "Ignored 336 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1645131705549 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1645131705549 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "336 " "Ignored 336 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "336 " "Ignored 336 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 3 1645131705600 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 3 1645131705600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1667 " "1667 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645131723109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645131740451 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645131740451 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19587 " "Implemented 19587 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "169 " "Implemented 169 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645131743109 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645131743109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18888 " "Implemented 18888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645131743109 ""} { "Info" "ICUT_CUT_TM_RAMS" "468 " "Implemented 468 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645131743109 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645131743109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645131743109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5232 " "Peak virtual memory: 5232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645131743369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 18:02:23 2022 " "Processing ended: Thu Feb 17 18:02:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645131743369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645131743369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:05 " "Total CPU time (on all processors): 00:03:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645131743369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645131743369 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "components/INT10BtoFloat.qip " "Tcl Script File components/INT10BtoFloat.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip " "set_global_assignment -name QIP_FILE components/INT10BtoFloat.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1645131746136 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1645131746136 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SUB_Float.qip " "Tcl Script File SUB_Float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SUB_Float.qip " "set_global_assignment -name QIP_FILE SUB_Float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1645131746136 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1645131746136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645131746188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645131746188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 18:02:24 2022 " "Processing started: Thu Feb 17 18:02:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645131746188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645131746188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoSD -c projetoSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645131746188 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645131747565 ""}
{ "Info" "0" "" "Project  = projetoSD" {  } {  } 0 0 "Project  = projetoSD" 0 0 "Fitter" 0 0 1645131747566 ""}
{ "Info" "0" "" "Revision = projetoSD" {  } {  } 0 0 "Revision = projetoSD" 0 0 "Fitter" 0 0 1645131747566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645131748297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645131748297 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoSD 5CEBA2F23C7 " "Selected device 5CEBA2F23C7 for design \"projetoSD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645131748581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645131748632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645131748633 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645131749533 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1645131749573 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645131750651 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645131751247 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "201 201 " "No exact pin location assignment(s) for 201 pins of 201 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1645131751692 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1645131758369 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 11280 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 11280 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1645131759625 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1645131759625 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645131759627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645131759958 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645131759996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645131760095 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1645131760176 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoSD.sdc " "Synopsys Design Constraints File file not found: 'projetoSD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1645131762758 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1645131762759 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1645131763277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1645131763277 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1645131763285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1645131763725 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645131763763 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645131766028 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1132 DSP block " "Packed 1132 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1645131766071 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "22 " "Created 22 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1645131766071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645131766071 ""}
{ "Error" "EFSV_FSV_MAC_TOO_MANY_MAC_BLOCKS" "26 25 " "Design uses 26 DSP blocks, but only 25 DSP blocks are available in the device" {  } {  } 0 184035 "Design uses %1!d! DSP blocks, but only %2!d! DSP blocks are available in the device" 0 0 "Fitter" 0 -1 1645131766314 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645131766379 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1645131788945 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Programacao/VHDL/SD/Projeto-SD/output_files/projetoSD.fit.smsg " "Generated suppressed messages file E:/Programacao/VHDL/SD/Projeto-SD/output_files/projetoSD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645131790609 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5765 " "Peak virtual memory: 5765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645131791141 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 17 18:03:11 2022 " "Processing ended: Thu Feb 17 18:03:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645131791141 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645131791141 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645131791141 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645131791141 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 34 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 34 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645131792156 ""}
