#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov 24 17:23:23 2024
# Process ID: 868147
# Current directory: /home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.runs/synth_1
# Command line: vivado -log TOP_K2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_K2.tcl
# Log file: /home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.runs/synth_1/TOP_K2.vds
# Journal file: /home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source TOP_K2.tcl -notrace
Command: synth_design -top TOP_K2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 868160 
WARNING: [Synth 8-2611] redeclaration of ansi port program_counter is not allowed [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/K2_Microprocessor.sv:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1781.641 ; gain = 159.688 ; free physical = 15754 ; free virtual = 31001
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_K2' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/TOP_K2.sv:23]
INFO: [Synth 8-6157] synthesizing module 'CLK_Dividers' [/home/it/LAB4_DSD/LAB4_DSD.srcs/sources_1/new/CLK_Dividers.sv:23]
	Parameter N bound to: 100000000 - type: integer 
	Parameter n bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CLK_Dividers' (1#1) [/home/it/LAB4_DSD/LAB4_DSD.srcs/sources_1/new/CLK_Dividers.sv:23]
INFO: [Synth 8-6157] synthesizing module 'K2_Microprocessor' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/K2_Microprocessor.sv:21]
	Parameter PC_N bound to: 4 - type: integer 
	Parameter INSTR_N bound to: 8 - type: integer 
	Parameter REG_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter REG_A_B_O_WIDTH bound to: 8 - type: integer 
	Parameter WRAP_AROUND bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Program_Counter.sv:42]
	Parameter N bound to: 4 - type: integer 
	Parameter WRAP_AROUND bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (2#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Program_Counter.sv:42]
INFO: [Synth 8-6157] synthesizing module 'ROM' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/ROM.sv:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ROM' (3#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/ROM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Control_Logic' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Control_Logic.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Control_Logic' (4#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Control_Logic.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Decoder.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (5#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Decoder.sv:40]
INFO: [Synth 8-6157] synthesizing module 'Register' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Register.sv:80]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Register.sv:80]
INFO: [Synth 8-6157] synthesizing module 'D_FF' [/home/it/LAB4_DSD/LAB4_DSD.srcs/sources_1/new/D_FF.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'D_FF' (7#1) [/home/it/LAB4_DSD/LAB4_DSD.srcs/sources_1/new/D_FF.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Multiplexers' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Multiplexers.sv:34]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexers' (8#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/Multiplexers.sv:34]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/ALU.sv:21]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/ALU.sv:21]
WARNING: [Synth 8-7023] instance 'alu_inst' of module 'ALU' has 6 connections declared, but only 5 given [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/K2_Microprocessor.sv:158]
WARNING: [Synth 8-6014] Unused sequential element load_sync_reg was removed.  [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/K2_Microprocessor.sv:179]
INFO: [Synth 8-6155] done synthesizing module 'K2_Microprocessor' (10#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/K2_Microprocessor.sv:21]
WARNING: [Synth 8-689] width (8) of port connection 'program_counter' does not match port width (4) of module 'K2_Microprocessor' [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/TOP_K2.sv:78]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/it/Downloads/task1/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/it/Downloads/task1/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (11#1) [/home/it/Downloads/task1/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/it/Downloads/task1/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (12#1) [/home/it/Downloads/task1/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/it/Downloads/task1/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (13#1) [/home/it/Downloads/task1/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (14#1) [/home/it/Downloads/task1/src/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'TOP_K2' (15#1) [/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.srcs/sources_1/new/TOP_K2.sv:23]
WARNING: [Synth 8-3917] design TOP_K2 has port DP driven by constant 1
WARNING: [Synth 8-3331] design ALU has unconnected port clk
WARNING: [Synth 8-3331] design ROM has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1811.547 ; gain = 189.594 ; free physical = 15743 ; free virtual = 30991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1830.359 ; gain = 208.406 ; free physical = 15743 ; free virtual = 30991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1830.359 ; gain = 208.406 ; free physical = 15743 ; free virtual = 30991
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/it/Downloads/task1/src/pin-assignment.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/home/it/Downloads/task1/src/pin-assignment.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/it/Downloads/task1/src/pin-assignment.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/it/Downloads/task1/src/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/it/Downloads/task1/src/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_K2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_K2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.016 ; gain = 0.000 ; free physical = 15615 ; free virtual = 30950
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.016 ; gain = 0.000 ; free physical = 15615 ; free virtual = 30950
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15707 ; free virtual = 30989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15707 ; free virtual = 30989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15707 ; free virtual = 30989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15715 ; free virtual = 30997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CLK_Dividers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module Program_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 3     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module D_FF 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Multiplexers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TOP_K2 has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15742 ; free virtual = 30994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15653 ; free virtual = 30904
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15648 ; free virtual = 30899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15648 ; free virtual = 30899
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |     8|
|6     |LUT4   |    43|
|7     |LUT5   |    17|
|8     |LUT6   |     5|
|9     |MUXF7  |     4|
|10    |FDCE   |    28|
|11    |FDRE   |    49|
|12    |IBUF   |     2|
|13    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |   213|
|2     |  nolabel_line60 |CLK_Dividers       |    70|
|3     |  processor      |K2_Microprocessor  |    87|
|4     |    PC_inst      |Program_Counter    |    20|
|5     |    RA_inst      |Register           |    15|
|6     |    RB_inst      |Register_0         |    16|
|7     |    RO_inst      |Register_1         |    24|
|8     |    alu_inst     |ALU                |    11|
|9     |    dff_inst     |D_FF               |     1|
|10    |  ssc            |sev_seg_controller |    34|
|11    |    counter      |counter_n_bit      |    34|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15651 ; free virtual = 30902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.016 ; gain = 208.406 ; free physical = 15699 ; free virtual = 30949
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2006.016 ; gain = 384.062 ; free physical = 15699 ; free virtual = 30949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.016 ; gain = 0.000 ; free physical = 15666 ; free virtual = 30917
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.016 ; gain = 623.945 ; free physical = 15666 ; free virtual = 30917
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.016 ; gain = 0.000 ; free physical = 15666 ; free virtual = 30917
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/it/K2_Mircroprocessor_8bit/K2_Mircroprocessor_8bit.runs/synth_1/TOP_K2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_K2_utilization_synth.rpt -pb TOP_K2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 17:23:37 2024...
