Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 00:20:25 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (129)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (129)
--------------------------------------
 There are 129 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.125        0.000                      0                    9           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          7.125        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.125ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 p_7[5]
                            (input port)
  Destination:            ap_return[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.875ns  (logic 0.496ns (17.250%)  route 2.379ns (82.750%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  p_7[5] (IN)
                         net (fo=1, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[5]
    SLICE_X55Y74         LUT6 (Prop_lut6_I5_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/ap_return[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.433     1.530    bd_0_i/hls_inst/inst/ap_return[4]_INST_0_i_2_n_0
    SLICE_X55Y74         LUT2 (Prop_lut2_I0_O)        0.124     1.654 r  bd_0_i/hls_inst/inst/ap_return[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.654    bd_0_i/hls_inst/inst/ap_return[4]_INST_0_i_1_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     1.902 r  bd_0_i/hls_inst/inst/ap_return[4]_INST_0/O[3]
                         net (fo=0)                   0.973     2.875    ap_return[7]
                                                                      r  ap_return[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.875    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 p_7[0]
                            (input port)
  Destination:            ap_return[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.808ns  (logic 0.862ns (30.698%)  route 1.946ns (69.302%))
  Logic Levels:           2  (CARRY4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  p_7[0] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[0]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     1.501 r  bd_0_i/hls_inst/inst/ap_return[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.501    bd_0_i/hls_inst/inst/ap_return[1]_INST_0_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.835 r  bd_0_i/hls_inst/inst/ap_return[4]_INST_0/O[1]
                         net (fo=0)                   0.973     2.808    ap_return[5]
                                                                      r  ap_return[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 p_7[0]
                            (input port)
  Destination:            ap_return[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.713ns  (logic 0.767ns (28.271%)  route 1.946ns (71.729%))
  Logic Levels:           2  (CARRY4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  p_7[0] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[0]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     1.501 r  bd_0_i/hls_inst/inst/ap_return[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.501    bd_0_i/hls_inst/inst/ap_return[1]_INST_0_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.740 r  bd_0_i/hls_inst/inst/ap_return[4]_INST_0/O[2]
                         net (fo=0)                   0.973     2.713    ap_return[6]
                                                                      r  ap_return[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.304ns  (required time - arrival time)
  Source:                 p_7[0]
                            (input port)
  Destination:            ap_return[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.696ns  (logic 0.750ns (27.819%)  route 1.946ns (72.181%))
  Logic Levels:           2  (CARRY4=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  p_7[0] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[0]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.528     1.501 r  bd_0_i/hls_inst/inst/ap_return[1]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     1.501    bd_0_i/hls_inst/inst/ap_return[1]_INST_0_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.723 r  bd_0_i/hls_inst/inst/ap_return[4]_INST_0/O[0]
                         net (fo=0)                   0.973     2.696    ap_return[4]
                                                                      r  ap_return[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  7.304    

Slack (MET) :             7.436ns  (required time - arrival time)
  Source:                 p_7[0]
                            (input port)
  Destination:            ap_return[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.564ns  (logic 0.618ns (24.103%)  route 1.946ns (75.897%))
  Logic Levels:           1  (CARRY4=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  p_7[0] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[0]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.618     1.591 r  bd_0_i/hls_inst/inst/ap_return[1]_INST_0/O[3]
                         net (fo=0)                   0.973     2.564    ap_return[3]
                                                                      r  ap_return[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  7.436    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 p_7[0]
                            (input port)
  Destination:            ap_return[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.504ns  (logic 0.558ns (22.284%)  route 1.946ns (77.716%))
  Logic Levels:           1  (CARRY4=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  p_7[0] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[0]
    SLICE_X55Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.558     1.531 r  bd_0_i/hls_inst/inst/ap_return[1]_INST_0/O[2]
                         net (fo=0)                   0.973     2.504    ap_return[2]
                                                                      r  ap_return[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.504    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 p_7[0]
                            (input port)
  Destination:            ap_return[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.353ns  (logic 0.407ns (17.297%)  route 1.946ns (82.703%))
  Logic Levels:           1  (CARRY4=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  p_7[0] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/p_7[0]
    SLICE_X55Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     1.380 r  bd_0_i/hls_inst/inst/ap_return[1]_INST_0/O[1]
                         net (fo=0)                   0.973     2.353    ap_return[1]
                                                                      r  ap_return[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -2.353    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             9.027ns  (required time - arrival time)
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_done
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=-1, unset)           0.973     0.973    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  9.027    

Slack (MET) :             9.027ns  (required time - arrival time)
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_ready
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=-1, unset)           0.973     0.973    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  9.027    





