<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Fri May 10 12:51:57 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_43 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">90, 90, 0.900 us, 0.900 us, 91, 91, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_433">fiat_25519_carry_square_Pipeline_1, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_438">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_476">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 8, 8, 80.000 ns, 80.000 ns, 8, 8, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_490">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 7, 7, 70.000 ns, 70.000 ns, 7, 7, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_513">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 6, 6, 60.000 ns, 60.000 ns, 6, 6, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_542">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_581">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 13, 13, 0.130 us, 0.130 us, 13, 13, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1118, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 116, 2446, 6996, 0</column>
<column name="Memory">0, -, 182, 15, 0</column>
<column name="Multiplexer">-, -, -, 800, -</column>
<column name="Register">-, -, 2763, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 4, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_433">fiat_25519_carry_square_Pipeline_1, 0, 0, 6, 51, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_438">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 395, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_581">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 37, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457">fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, 0, 4, 76, 274, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_476">fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, 0, 4, 75, 311, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_490">fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5, 0, 4, 70, 462, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_513">fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, 0, 16, 327, 1271, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_542">fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, 0, 0, 454, 3004, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U146">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U147">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U148">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U149">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U150">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U151">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U152">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U153">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U154">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U155">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U156">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U157">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U158">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U159">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U160">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U161">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U162">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U163">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U164">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U165">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_6ns_32_1_1_U167">mul_32s_6ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U166">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U168">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U169">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="arr_U">arr_RAM_AUTO_1R1W, 0, 128, 10, 0, 10, 64, 1, 640</column>
<column name="out1_w_U">out1_w_RAM_AUTO_1R1W, 0, 54, 5, 0, 10, 27, 1, 270</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln113_1_fu_1164_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_2_fu_1198_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_3_fu_1232_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_4_fu_1266_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_5_fu_1296_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_6_fu_1362_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_7_fu_1395_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_8_fu_1425_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln113_9_fu_1463_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln113_fu_1130_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln114_1_fu_1500_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_2_fu_1321_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln114_fu_1476_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln115_1_fu_1537_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln115_2_fu_1327_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln115_fu_1513_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln116_fu_1333_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln117_fu_1339_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln118_fu_1345_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln119_fu_1351_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln120_fu_1440_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln121_fu_1444_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln122_fu_1450_p2">+, 0, 0, 32, 25, 25</column>
<column name="ap_block_state11_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state21_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">169, 38, 1, 38</column>
<column name="arr_address0">65, 14, 4, 56</column>
<column name="arr_address1">65, 13, 4, 52</column>
<column name="arr_ce0">26, 5, 1, 5</column>
<column name="arr_ce1">20, 4, 1, 4</column>
<column name="arr_d0">49, 9, 64, 576</column>
<column name="arr_d1">31, 6, 64, 384</column>
<column name="arr_we0">26, 5, 1, 5</column>
<column name="grp_fu_605_p0">14, 3, 32, 96</column>
<column name="grp_fu_605_p1">14, 3, 32, 96</column>
<column name="grp_fu_685_p0">20, 4, 32, 128</column>
<column name="grp_fu_685_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
<column name="out1_w_address0">37, 7, 4, 28</column>
<column name="out1_w_address1">31, 6, 4, 24</column>
<column name="out1_w_ce0">14, 3, 1, 3</column>
<column name="out1_w_d0">31, 6, 27, 162</column>
<column name="out1_w_d1">31, 6, 27, 162</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln114_2_reg_2081">25, 0, 25, 0</column>
<column name="add_ln115_2_reg_2087">26, 0, 26, 0</column>
<column name="add_ln116_reg_2092">25, 0, 25, 0</column>
<column name="add_ln117_reg_2097">26, 0, 26, 0</column>
<column name="add_ln118_reg_2102">25, 0, 25, 0</column>
<column name="add_ln119_reg_2107">26, 0, 26, 0</column>
<column name="add_ln120_reg_2117">25, 0, 25, 0</column>
<column name="add_ln121_reg_2122">26, 0, 26, 0</column>
<column name="add_ln122_reg_2127">25, 0, 25, 0</column>
<column name="ap_CS_fsm">37, 0, 37, 0</column>
<column name="arr_load_5_reg_1903">64, 0, 64, 0</column>
<column name="arr_load_reg_1886">64, 0, 64, 0</column>
<column name="empty_33_reg_1792">31, 0, 31, 0</column>
<column name="empty_34_reg_1797">31, 0, 31, 0</column>
<column name="empty_35_reg_1802">31, 0, 31, 0</column>
<column name="empty_36_reg_1807">31, 0, 31, 0</column>
<column name="empty_37_reg_1812">31, 0, 31, 0</column>
<column name="empty_38_reg_1818">31, 0, 31, 0</column>
<column name="empty_39_reg_1824">31, 0, 31, 0</column>
<column name="empty_40_reg_1830">31, 0, 31, 0</column>
<column name="empty_41_reg_1746">31, 0, 31, 0</column>
<column name="empty_42_reg_1836">31, 0, 31, 0</column>
<column name="empty_43_reg_1842">31, 0, 31, 0</column>
<column name="empty_44_reg_1848">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_1_fu_433_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_438_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_581_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_476_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_44_5_fu_490_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_513_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9_fu_542_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln113_6_reg_2071">38, 0, 38, 0</column>
<column name="mul16_reg_1752">32, 0, 32, 0</column>
<column name="mul211_reg_1937">64, 0, 64, 0</column>
<column name="mul221_reg_1942">64, 0, 64, 0</column>
<column name="mul229_reg_1947">64, 0, 64, 0</column>
<column name="mul237_reg_1952">64, 0, 64, 0</column>
<column name="mul244_reg_1914">32, 0, 32, 0</column>
<column name="mul246_reg_1957">64, 0, 64, 0</column>
<column name="mul254_reg_1962">64, 0, 64, 0</column>
<column name="mul262_reg_1967">64, 0, 64, 0</column>
<column name="mul290_reg_1982">64, 0, 64, 0</column>
<column name="mul299_reg_1987">64, 0, 64, 0</column>
<column name="mul316_reg_1926">32, 0, 32, 0</column>
<column name="mul318_reg_1997">64, 0, 64, 0</column>
<column name="mul325_reg_2002">64, 0, 64, 0</column>
<column name="mul344_reg_2012">64, 0, 64, 0</column>
<column name="mul353_reg_2017">64, 0, 64, 0</column>
<column name="mul360_reg_2022">64, 0, 64, 0</column>
<column name="mul369_reg_2027">64, 0, 64, 0</column>
<column name="mul3_reg_1972">63, 0, 64, 1</column>
<column name="mul4_reg_1977">63, 0, 64, 1</column>
<column name="mul5_reg_1992">63, 0, 64, 1</column>
<column name="mul6_reg_2007">63, 0, 64, 1</column>
<column name="reg_706">32, 0, 32, 0</column>
<column name="reg_711">64, 0, 64, 0</column>
<column name="reg_717">64, 0, 64, 0</column>
<column name="reg_723">64, 0, 64, 0</column>
<column name="reg_729">64, 0, 64, 0</column>
<column name="reg_735">64, 0, 64, 0</column>
<column name="tmp_reg_2132">1, 0, 1, 0</column>
<column name="trunc_ln113_10_reg_2043">26, 0, 26, 0</column>
<column name="trunc_ln113_12_reg_2048">25, 0, 25, 0</column>
<column name="trunc_ln113_13_reg_2076">25, 0, 25, 0</column>
<column name="trunc_ln113_16_reg_2032">25, 0, 25, 0</column>
<column name="trunc_ln113_18_reg_2112">39, 0, 39, 0</column>
<column name="trunc_ln113_reg_2065">26, 0, 26, 0</column>
<column name="trunc_ln1_reg_1732">62, 0, 62, 0</column>
<column name="trunc_ln_reg_1726">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
