// Seed: 554839793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output tri id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = id_2 * -1;
  tri0 id_8 = id_6 - id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd7,
    parameter id_17 = 32'd59,
    parameter id_25 = 32'd28,
    parameter id_5  = 32'd6
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    _id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  input wire id_26;
  inout wire _id_25;
  output logic [7:0] id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  inout reg id_19;
  inout wire id_18;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_4,
      id_9,
      id_8,
      id_4,
      id_28
  );
  inout wire _id_17;
  input wire id_16;
  output wire id_15;
  output logic [7:0] id_14;
  output wire id_13;
  input wire id_12;
  input wire _id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [1 'd0 : &  id_25] id_31;
  wire id_32;
  always @(id_23);
  assign id_24[id_5] = id_27;
  integer [id_11 : ""] id_33;
  reg id_34;
  assign id_1 = id_21;
  parameter id_35 = -1'h0;
  wire id_36;
  wand id_37 = -1, id_38 = ~id_25;
  assign id_14[-1'b0&1-:id_17] = -1;
  always @(posedge -1 or negedge 1'h0)
    if (id_35) begin : LABEL_0
      id_34 = -1;
    end else begin : LABEL_1
      id_19 <= id_16;
    end
endmodule
