/*-------------------------------------------------------------------------
* Copyright (c) 2025 Ainekko, Co.
* SPDX-License-Identifier: Apache-2.0
*-------------------------------------------------------------------------*/

#ifndef BEMU_SYSTEM_H
#define BEMU_SYSTEM_H

#include <cstddef>
#include <cstdint>
#include <array>
#include <vector>
#include <bitset>

#include "support/intrusive/list.h"
#include "memory/main_memory.h"
#include "emu_defines.h"
#include "esrs.h"
#include "processor.h"
#include "testLog.h"

class sys_emu;

namespace bemu {

//! Mask to keep track of which warnings trigger errors.
struct Warning {
    enum Category {
        none = 0,
        other = 1 << 0,
        memory = 1 << 1, // Memory accesses
        tensors = 1 << 2, // Tensor operations
        trans = 1 << 3, // Transcendental instructions
        esrs = 1 << 4, // Undefined ESRs
        cacheops = 1 << 5, // Cache operations
        debug = 1 << 6, // Debug infrastructure
        all = -1,
    };

    logLevel severity(Category category) const
    {
        return (m_errors & category) ? LOG_ERR : LOG_WARN;
    }

    void make_error(Category category) { m_errors |= category; }

private:
    int m_errors = none;
};

//
// A bitmask with 1-bit per Minion of a shire
//
using Coop_minion_mask  = std::bitset<EMU_MINIONS_PER_SHIRE>;


//
// An entry in the cooperative tensor load table. `pending` is only valid
// for the leader. When `all` is empty the entry is unused.
//
struct Coop_tload_state {
    Coop_minion_mask  all;      // Bitmask of all harts cooperating
    Coop_minion_mask  pending;  // Bitmask of pending cooperating harts
};


//
// Cooperative tensor load tracking logic.
// Two entries for normal tensor loads, one for tensor load tenb.
// Arrays are indexed by the group id.
//
struct Coop_tload_table {
    using group_table = std::array<Coop_tload_state, 32>;
    std::array<group_table, 2> tload_a;
    group_table tload_b;
};


//==------------------------------------------------------------------------==//
//
// An ET-SoC-1 system
//
//==------------------------------------------------------------------------==//

class System {
public:
    // ----- Types -----
    using neigh_pmu_counters_t  = std::array<std::array<uint64_t, EMU_THREADS_PER_MINION>, 6>;
    using neigh_pmu_events_t    = std::array<std::array<uint8_t, EMU_THREADS_PER_NEIGH>, 6>;

    using msg_func_t = std::function<void(unsigned)>;
    using hart_mask_t = std::bitset<EMU_NUM_THREADS>;

    enum class Stepping {
        unknown,
        A0,
    };

    struct msg_port_write_t {
        uint32_t source_thread;
        uint32_t target_thread;
        uint32_t target_port;
        bool     is_remote;
        bool     is_tbox;
        bool     is_rbox;
        uint8_t  oob;
        uint32_t data[(1 << PORT_LOG2_MAX_SIZE)/4];
    };

    // ----- Public system methods -----

    // Configure the emulation environment
    void init(Stepping);

    // Preload memory
    void load_elf(std::istream&);
    void load_elf(const char* filename);
    void load_raw(const char* filename, unsigned long long addr);

    // Reset state
    void debug_reset(unsigned shire);
    void begin_warm_reset(unsigned shire);
    void end_warm_reset(unsigned shire);
    void cold_reset(unsigned shire);
    void cold_reset_mindm();
#if EMU_HAS_SVCPROC
    void cold_reset_spdm();
#endif
#if EMU_HAS_MEMSHIRE
    void cold_reset_memshire();
#endif

    uint64_t get_csr(unsigned thread, uint16_t cnum);
    void set_csr(unsigned thread, uint16_t cnum, uint64_t data);

    // Simulation control
    bool get_emu_done() const;
    bool get_emu_fail() const;
    void set_emu_done(bool value, bool failure = false);

    bool has_active_harts() const;
    bool has_sleeping_harts() const;
    bool has_available_harts() const;

    // Interrupts
    void pu_plic_interrupt_pending_set(uint32_t source_id);
    void pu_plic_interrupt_pending_clear(uint32_t source_id);
    void sp_plic_interrupt_pending_set(uint32_t source_id);
    void sp_plic_interrupt_pending_clear(uint32_t source_id);
    void raise_machine_timer_interrupt(unsigned shire);
    void clear_machine_timer_interrupt(unsigned shire);
    void raise_machine_external_interrupt(unsigned shire);
    void clear_machine_external_interrupt(unsigned shire);
    void raise_supervisor_external_interrupt(unsigned shire);
    void clear_supervisor_external_interrupt(unsigned shire);
    void raise_machine_software_interrupt(unsigned shire, uint64_t thread_mask);
    void clear_machine_software_interrupt(unsigned shire, uint64_t thread_mask);
    void send_ipi_redirect(unsigned shire, uint64_t thread_mask);

    // Device/Host interface
    bool raise_host_interrupt(uint32_t bitmap);
    void copy_memory_from_host_to_device(uint64_t from_addr, uint64_t to_addr, uint32_t size);
    void copy_memory_from_device_to_host(uint64_t from_addr, uint64_t to_addr, uint32_t size);
    void notify_iatu_ctrl_2_reg_write(int pcie_id, uint32_t iatu, uint32_t value);

    // UARTs
    void pu_uart0_set_rx_fd(int fd);
    void pu_uart1_set_rx_fd(int fd);
    int pu_uart0_get_rx_fd() const;
    int pu_uart1_get_rx_fd() const;
    void spio_uart0_set_rx_fd(int fd);
    void spio_uart1_set_rx_fd(int fd);
    int spio_uart0_get_rx_fd() const;
    int spio_uart1_get_rx_fd() const;
    void pu_uart0_set_tx_fd(int fd);
    void pu_uart1_set_tx_fd(int fd);
    int pu_uart0_get_tx_fd() const;
    int pu_uart1_get_tx_fd() const;
    void spio_uart0_set_tx_fd(int fd);
    void spio_uart1_set_tx_fd(int fd);
    int spio_uart0_get_tx_fd() const;
    int spio_uart1_get_tx_fd() const;

    // Peripherals/devices
    void tick_peripherals(uint64_t cycle);

    // Timers
    bool pu_rvtimer_is_active() const;
    bool spio_rvtimer_is_active() const;

    // System registers
    uint64_t esr_read(const Agent& agent, uint64_t addr);
    void esr_write(const Agent& agent, uint64_t addr, uint64_t value);

    void write_shire_coop_mode(unsigned shire, uint64_t value);
    void write_thread0_disable(unsigned shire, uint32_t value);
    void write_thread1_disable(unsigned shire, uint32_t value);
    void write_minion_feature(unsigned shire, uint8_t value);

    void write_icache_prefetch(Privilege privilege, unsigned shire, uint64_t val);
    uint64_t read_icache_prefetch(Privilege privilege, unsigned shire) const;
    void finish_icache_prefetch(unsigned shire);

    // Pre-reset configuration
    void config_reset_pc(unsigned neigh, uint64_t value);
    void config_simulated_harts(unsigned shire, uint32_t minionmask,
                                bool multithreaded, bool enabled);

    // Minionshire debug module
    void write_dmctrl(uint32_t value);
    uint32_t read_dmctrl() const;
    uint32_t read_andortree2() const;

#if EMU_HAS_SVCPROC
    // Service processor debug module
    void write_spdmctrl(uint32_t value);
    void write_sphastatus(uint32_t value);
    uint32_t read_spdmctrl() const;
    uint32_t read_sphastatus() const;
#endif

    // Message ports
    void set_msg_funcs(msg_func_t fn);
    void set_delayed_msg_port_write(bool);
    void write_msg_port_data(unsigned target_thread, unsigned port, unsigned source_thread, uint32_t* data);
    void commit_msg_port_data(unsigned target_thread, unsigned port, unsigned source_thread);

    void set_emu(sys_emu* emu) noexcept;
    sys_emu* emu() const noexcept;

    uint64_t emu_cycle() const noexcept;

    // ----- Public system state -----

    // Configuration
    Stepping stepping = Stepping::unknown;

    // Harts and cores
    std::array<Hart, EMU_NUM_THREADS>  cpu {};
    std::array<Core, EMU_NUM_MINIONS>  core {};

    // `active` holds all harts in the running state that arehave actions to
    // peform. This includes harts that can execute RISC-V instruction (i.e.,
    // non-waiting, and non-blocked), or harts that are executing coprocessor
    // instructions (i.e., the associated coprocessor is not idle, even though
    // the hart may be blocked or waiting).
    //
    // `sleeping` holds all harts in the running state that have no actions to
    // perform. This includes harts that cannot execute RISC-V instruction
    // (i.e., waiting or blocked) and either do not have an associated
    // coprocessor or the coprocessor is idle.
    //
    // `awaking` holds all harts previously in the `waiting` list that must be
    // moved to the `running` list.
    intrusive::List<Hart, &Hart::links> active;
    intrusive::List<Hart, &Hart::links> awaking;
    intrusive::List<Hart, &Hart::links> sleeping;

    // Main memory
    MainMemory                                memory {};
    typename MemoryRegion::reset_value_type   memory_reset_value {};
    typename MemoryRegion::size_type          dram_size = 16ULL << 30;

    // Performance monitoring counters
    std::array<neigh_pmu_counters_t, EMU_NUM_NEIGHS>  neigh_pmu_counters {};
    std::array<neigh_pmu_events_t, EMU_NUM_NEIGHS>    neigh_pmu_events {};

    // Cooperative tensor load tracking
    std::array<Coop_tload_table, EMU_NUM_NEIGHS>    coop_tloads {};

    // System registers
    std::array<neigh_esrs_t, EMU_NUM_NEIGHS>        neigh_esrs {};
    std::array<shire_cache_esrs_t, EMU_NUM_SHIRES>  shire_cache_esrs {};
    std::array<shire_other_esrs_t, EMU_NUM_SHIRES>  shire_other_esrs {};
    std::array<broadcast_esrs_t, EMU_NUM_SHIRES>    broadcast_esrs {};
#if EMU_HAS_MEMSHIRE
    mem_shire_esrs_t    mem_shire_esrs;
#endif

    // Logging
    testLog     log {"EMU", LOG_INFO}; // Consider making this a "plugin"
    hart_mask_t log_thread;
    bool        log_dynamic;
    uint32_t    log_trigger_insn;
    uint64_t    log_trigger_hart;
    uint64_t    log_trigger_start;
    uint64_t    log_trigger_stop;
    uint64_t    log_trigger_count;
    Warning     warning;

    // System agent
    Noagent   noagent {this, "SYSTEM"};

private:
    // ----- Private system methods -----

    // System registers
    void write_fcc_credinc(unsigned index, uint64_t shire, uint64_t minion_mask);
    void recalculate_thread0_enable(unsigned shire);
    void recalculate_thread1_enable(unsigned shire);

    // Minionshire debug module
    uint16_t selected_neigh_harts(unsigned neigh) const;
    uint16_t calculate_andortree0(unsigned neigh) const;
    uint16_t calculate_andortree1(unsigned shire) const;
    bool should_halt_on_reset(const Hart& cpu) const;

    // Message ports
    void write_msg_port_data_to_scp(Hart& cpu, unsigned id, uint32_t *data, uint8_t oob);

    // ----- Private system state -----

    // Simulation control
    bool m_emu_done {false};
    bool m_emu_fail {false};

    // Minionshire debug module
    uint32_t dmctrl;

#if EMU_HAS_SVCPROC
    // Service processor debug module
    uint32_t spdmctrl;
    uint8_t  sphastatus;
#endif

    // Message ports
    bool msg_port_delayed_write {false};
    std::array<std::vector<msg_port_write_t>, EMU_NUM_SHIRES> msg_port_pending_writes {};
    msg_func_t msg_to_thread = nullptr;

    sys_emu* m_emu = nullptr;
};


inline bool System::get_emu_done() const
{
    return m_emu_done;
}


inline bool System::get_emu_fail() const
{
    return m_emu_fail;
}



inline void System::set_emu_done(bool value, bool failure)
{
    m_emu_done = value;
    m_emu_fail |= failure;
}


inline bool System::has_active_harts() const
{
    return !active.empty() || !awaking.empty();
}


inline bool System::has_sleeping_harts() const
{
    return !sleeping.empty();
}


inline bool System::has_available_harts() const
{
    return has_active_harts() || has_sleeping_harts();
}

#if EMU_HAS_PU
inline void System::pu_plic_interrupt_pending_set(uint32_t source_id)
{
    memory.pu_plic_interrupt_pending_set(noagent, source_id);
}


inline void System::pu_plic_interrupt_pending_clear(uint32_t source_id)
{
    memory.pu_plic_interrupt_pending_clear(noagent, source_id);
}

inline void System::pu_uart0_set_rx_fd(int fd)
{
    memory.pu_uart0_set_rx_fd(fd);
}


inline void System::pu_uart1_set_rx_fd(int fd)
{
    memory.pu_uart1_set_rx_fd(fd);
}


inline int System::pu_uart0_get_rx_fd() const
{
    return memory.pu_uart0_get_rx_fd();
}


inline int System::pu_uart1_get_rx_fd() const
{
    return memory.pu_uart1_get_rx_fd();
}

inline void System::pu_uart0_set_tx_fd(int fd)
{
    memory.pu_uart0_set_tx_fd(fd);
}


inline void System::pu_uart1_set_tx_fd(int fd)
{
    memory.pu_uart1_set_tx_fd(fd);
}


inline int System::pu_uart0_get_tx_fd() const
{
    return memory.pu_uart0_get_tx_fd();
}


inline int System::pu_uart1_get_tx_fd() const
{
    return memory.pu_uart1_get_tx_fd();
}

inline bool System::pu_rvtimer_is_active() const
{
    return memory.pu_rvtimer_is_active();
}

#endif // EMU_HAS_PU

#if EMU_HAS_SVCPROC

inline void System::sp_plic_interrupt_pending_set(uint32_t source_id)
{
    memory.sp_plic_interrupt_pending_set(noagent, source_id);
}


inline void System::sp_plic_interrupt_pending_clear(uint32_t source_id)
{
    memory.sp_plic_interrupt_pending_clear(noagent, source_id);
}

#endif // EMU_HAS_SVCPROC

#if EMU_HAS_SPIO

inline void System::spio_uart0_set_rx_fd(int fd)
{
    memory.spio_uart0_set_rx_fd(fd);
}


inline void System::spio_uart1_set_rx_fd(int fd)
{
    memory.spio_uart1_set_rx_fd(fd);
}


inline int System::spio_uart0_get_rx_fd() const
{
    return memory.spio_uart0_get_rx_fd();
}


inline int System::spio_uart1_get_rx_fd() const
{
    return memory.spio_uart1_get_rx_fd();
}

inline void System::spio_uart0_set_tx_fd(int fd)
{
    memory.spio_uart0_set_tx_fd(fd);
}


inline void System::spio_uart1_set_tx_fd(int fd)
{
    memory.spio_uart1_set_tx_fd(fd);
}


inline int System::spio_uart0_get_tx_fd() const
{
    return memory.spio_uart0_get_tx_fd();
}


inline int System::spio_uart1_get_tx_fd() const
{
    return memory.spio_uart1_get_tx_fd();
}


inline bool System::spio_rvtimer_is_active() const
{
    return memory.spio_rvtimer_is_active();
}

#endif // EMU_HAS_SPIO


inline void System::tick_peripherals(uint64_t cycle)
{
    // cycle at 1GHz, timer clock at 10MHz
    if ((cycle % 100) == 0) {

#if EMU_HAS_PU
        memory.pu_rvtimer_clock_tick(noagent);
#endif
#if EMU_HAS_SPIO
        memory.spio_rvtimer_clock_tick(noagent);
#endif

#if EMU_HAS_PU
        memory.pu_apb_timers_clock_tick(*this);
#endif
#if EMU_HAS_SPIO
        memory.spio_apb_timers_clock_tick(*this);
#endif

    }
}


inline uint16_t System::selected_neigh_harts(unsigned neigh) const
{
    const bool     hasel    = (dmctrl >> 26) & 0x1;
    const uint64_t hactrl   = neigh_esrs[neigh].hactrl;
    const uint16_t hawindow = hactrl & 0xffff;
    const uint16_t hartmask = (hactrl >> 16) & 0xffff;
    return hasel ? (hartmask | hawindow) : hartmask;
}


inline bool System::should_halt_on_reset(const Hart& cpu) const
{
    const uint64_t hactrl = neigh_esrs[neigh_index(cpu)].hactrl;
    const uint64_t resethalt = (hactrl >> 32) & 0xFFFF;
    return resethalt & (1ull << index_in_neigh(cpu));
}


inline void System::set_delayed_msg_port_write(bool what)
{
    msg_port_delayed_write = what;
}


inline void System::set_emu(sys_emu* emu) noexcept
{
    m_emu = emu;
}


inline sys_emu* System::emu() const noexcept
{
    assert(m_emu && "sys_emu not linked with system");
    return m_emu;
}


} // namespace bemu

#endif // BEMU_SYSTEM_H
