{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 23:26:55 2016 " "Info: Processing started: Thu Feb 18 23:26:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AdderSubtractor -c AdderSubtractor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AdderSubtractor -c AdderSubtractor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register AdderSubtractor:inst\|flipflop:ff0\|Q AdderSubtractor:inst\|flipflop:ff3\|Q 420.17 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 420.17 MHz between source register \"AdderSubtractor:inst\|flipflop:ff0\|Q\" and destination register \"AdderSubtractor:inst\|flipflop:ff3\|Q\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.739 ns + Longest register register " "Info: + Longest register to register delay is 1.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AdderSubtractor:inst\|flipflop:ff0\|Q 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 0.456 ns AdderSubtractor:inst\|adder:stage0\|Cout~0 2 COMB LCCOMB_X1_Y6_N10 2 " "Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage0\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { AdderSubtractor:inst|flipflop:ff0|Q AdderSubtractor:inst|adder:stage0|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 0.856 ns AdderSubtractor:inst\|adder:stage1\|Cout~0 3 COMB LCCOMB_X1_Y6_N30 2 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 0.856 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage1\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.257 ns AdderSubtractor:inst\|adder:stage2\|Cout~0 4 COMB LCCOMB_X1_Y6_N18 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 1.257 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage2\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 1.655 ns AdderSubtractor:inst\|adder:stage3\|S~0 5 COMB LCCOMB_X1_Y6_N12 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 1.655 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'AdderSubtractor:inst\|adder:stage3\|S~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|S~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.739 ns AdderSubtractor:inst\|flipflop:ff3\|Q 6 REG LCFF_X1_Y6_N13 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.739 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AdderSubtractor:inst|adder:stage3|S~0 AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 39.33 % ) " "Info: Total cell delay = 0.684 ns ( 39.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.055 ns ( 60.67 % ) " "Info: Total interconnect delay = 1.055 ns ( 60.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { AdderSubtractor:inst|flipflop:ff0|Q AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|S~0 AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.739 ns" { AdderSubtractor:inst|flipflop:ff0|Q {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|S~0 {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.306ns 0.250ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.333 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns AdderSubtractor:inst\|flipflop:ff3\|Q 3 REG LCFF_X1_Y6_N13 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.333 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns AdderSubtractor:inst\|flipflop:ff0\|Q 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff0|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff0|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { AdderSubtractor:inst|flipflop:ff0|Q AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|S~0 AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.739 ns" { AdderSubtractor:inst|flipflop:ff0|Q {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|S~0 {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.306ns 0.250ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff0|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { AdderSubtractor:inst|flipflop:ff3|Q {} } {  } {  } "" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AdderSubtractor:inst\|flipflop:ff3\|Q B0 Clk 4.938 ns register " "Info: tsu for register \"AdderSubtractor:inst\|flipflop:ff3\|Q\" (data pin = \"B0\", clock pin = \"Clk\") is 4.938 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.307 ns + Longest pin register " "Info: + Longest pin to register delay is 7.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns B0 1 PIN PIN_27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_27; Fanout = 2; PIN Node = 'B0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 312 232 400 328 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.749 ns) + CELL(0.413 ns) 6.024 ns AdderSubtractor:inst\|adder:stage0\|Cout~0 2 COMB LCCOMB_X1_Y6_N10 2 " "Info: 2: + IC(4.749 ns) + CELL(0.413 ns) = 6.024 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage0\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { B0 AdderSubtractor:inst|adder:stage0|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 6.424 ns AdderSubtractor:inst\|adder:stage1\|Cout~0 3 COMB LCCOMB_X1_Y6_N30 2 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 6.424 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage1\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.825 ns AdderSubtractor:inst\|adder:stage2\|Cout~0 4 COMB LCCOMB_X1_Y6_N18 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 6.825 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage2\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.223 ns AdderSubtractor:inst\|adder:stage3\|S~0 5 COMB LCCOMB_X1_Y6_N12 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 7.223 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'AdderSubtractor:inst\|adder:stage3\|S~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|S~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.307 ns AdderSubtractor:inst\|flipflop:ff3\|Q 6 REG LCFF_X1_Y6_N13 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.307 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AdderSubtractor:inst|adder:stage3|S~0 AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 24.76 % ) " "Info: Total cell delay = 1.809 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.498 ns ( 75.24 % ) " "Info: Total interconnect delay = 5.498 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.307 ns" { B0 AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|S~0 AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.307 ns" { B0 {} B0~combout {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|S~0 {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 4.749ns 0.250ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.862ns 0.413ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.333 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns AdderSubtractor:inst\|flipflop:ff3\|Q 3 REG LCFF_X1_Y6_N13 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff3\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.307 ns" { B0 AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|S~0 AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.307 ns" { B0 {} B0~combout {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|S~0 {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 4.749ns 0.250ns 0.251ns 0.248ns 0.000ns } { 0.000ns 0.862ns 0.413ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff3|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff3|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Co AdderSubtractor:inst\|flipflop:ff0\|Q 8.207 ns register " "Info: tco from clock \"Clk\" to destination pin \"Co\" through register \"AdderSubtractor:inst\|flipflop:ff0\|Q\" is 8.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.333 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns AdderSubtractor:inst\|flipflop:ff0\|Q 3 REG LCFF_X1_Y6_N1 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff0|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.624 ns + Longest register pin " "Info: + Longest register to pin delay is 5.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AdderSubtractor:inst\|flipflop:ff0\|Q 1 REG LCFF_X1_Y6_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff0\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 0.456 ns AdderSubtractor:inst\|adder:stage0\|Cout~0 2 COMB LCCOMB_X1_Y6_N10 2 " "Info: 2: + IC(0.306 ns) + CELL(0.150 ns) = 0.456 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage0\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { AdderSubtractor:inst|flipflop:ff0|Q AdderSubtractor:inst|adder:stage0|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 0.856 ns AdderSubtractor:inst\|adder:stage1\|Cout~0 3 COMB LCCOMB_X1_Y6_N30 2 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 0.856 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage1\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 1.257 ns AdderSubtractor:inst\|adder:stage2\|Cout~0 4 COMB LCCOMB_X1_Y6_N18 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 1.257 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage2\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 1.928 ns AdderSubtractor:inst\|adder:stage3\|Cout~0 5 COMB LCCOMB_X1_Y6_N22 1 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 1.928 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'AdderSubtractor:inst\|adder:stage3\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(2.642 ns) 5.624 ns Co 6 PIN PIN_7 0 " "Info: 6: + IC(1.054 ns) + CELL(2.642 ns) = 5.624 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'Co'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.696 ns" { AdderSubtractor:inst|adder:stage3|Cout~0 Co } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 328 800 976 344 "Co" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.512 ns ( 62.45 % ) " "Info: Total cell delay = 3.512 ns ( 62.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 37.55 % ) " "Info: Total interconnect delay = 2.112 ns ( 37.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { AdderSubtractor:inst|flipflop:ff0|Q AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|Cout~0 Co } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { AdderSubtractor:inst|flipflop:ff0|Q {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|Cout~0 {} Co {} } { 0.000ns 0.306ns 0.250ns 0.251ns 0.251ns 1.054ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff0|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff0|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.624 ns" { AdderSubtractor:inst|flipflop:ff0|Q AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|Cout~0 Co } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.624 ns" { AdderSubtractor:inst|flipflop:ff0|Q {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|Cout~0 {} Co {} } { 0.000ns 0.306ns 0.250ns 0.251ns 0.251ns 1.054ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B0 Co 11.192 ns Longest " "Info: Longest tpd from source pin \"B0\" to destination pin \"Co\" is 11.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns B0 1 PIN PIN_27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_27; Fanout = 2; PIN Node = 'B0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 312 232 400 328 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.749 ns) + CELL(0.413 ns) 6.024 ns AdderSubtractor:inst\|adder:stage0\|Cout~0 2 COMB LCCOMB_X1_Y6_N10 2 " "Info: 2: + IC(4.749 ns) + CELL(0.413 ns) = 6.024 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage0\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.162 ns" { B0 AdderSubtractor:inst|adder:stage0|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 6.424 ns AdderSubtractor:inst\|adder:stage1\|Cout~0 3 COMB LCCOMB_X1_Y6_N30 2 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 6.424 ns; Loc. = LCCOMB_X1_Y6_N30; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage1\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.825 ns AdderSubtractor:inst\|adder:stage2\|Cout~0 4 COMB LCCOMB_X1_Y6_N18 2 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 6.825 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 2; COMB Node = 'AdderSubtractor:inst\|adder:stage2\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 7.496 ns AdderSubtractor:inst\|adder:stage3\|Cout~0 5 COMB LCCOMB_X1_Y6_N22 1 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 7.496 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'AdderSubtractor:inst\|adder:stage3\|Cout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|Cout~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(2.642 ns) 11.192 ns Co 6 PIN PIN_7 0 " "Info: 6: + IC(1.054 ns) + CELL(2.642 ns) = 11.192 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'Co'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.696 ns" { AdderSubtractor:inst|adder:stage3|Cout~0 Co } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 328 800 976 344 "Co" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.637 ns ( 41.43 % ) " "Info: Total cell delay = 4.637 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.555 ns ( 58.57 % ) " "Info: Total interconnect delay = 6.555 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.192 ns" { B0 AdderSubtractor:inst|adder:stage0|Cout~0 AdderSubtractor:inst|adder:stage1|Cout~0 AdderSubtractor:inst|adder:stage2|Cout~0 AdderSubtractor:inst|adder:stage3|Cout~0 Co } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.192 ns" { B0 {} B0~combout {} AdderSubtractor:inst|adder:stage0|Cout~0 {} AdderSubtractor:inst|adder:stage1|Cout~0 {} AdderSubtractor:inst|adder:stage2|Cout~0 {} AdderSubtractor:inst|adder:stage3|Cout~0 {} Co {} } { 0.000ns 0.000ns 4.749ns 0.250ns 0.251ns 0.251ns 1.054ns } { 0.000ns 0.862ns 0.413ns 0.150ns 0.150ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AdderSubtractor:inst\|flipflop:ff2\|Q ~ADD/SUB Clk 0.750 ns register " "Info: th for register \"AdderSubtractor:inst\|flipflop:ff2\|Q\" (data pin = \"~ADD/SUB\", clock pin = \"Clk\") is 0.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.333 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns Clk~clkctrl 2 COMB CLKCTRL_G2 4 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 408 232 400 424 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.537 ns) 2.333 ns AdderSubtractor:inst\|flipflop:ff2\|Q 3 REG LCFF_X1_Y6_N9 3 " "Info: 3: + IC(0.685 ns) + CELL(0.537 ns) = 2.333 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Clk~clkctrl AdderSubtractor:inst|flipflop:ff2|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.41 % ) " "Info: Total cell delay = 1.526 ns ( 65.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.807 ns ( 34.59 % ) " "Info: Total interconnect delay = 0.807 ns ( 34.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff2|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.849 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ~ADD/SUB 1 PIN PIN_18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_18; Fanout = 7; PIN Node = '~ADD/SUB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ADD/SUB } "NODE_NAME" } } { "schematic.bdf" "" { Schematic "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/schematic.bdf" { { 328 232 400 344 "~ADD/SUB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.438 ns) 1.765 ns AdderSubtractor:inst\|adder:stage2\|S~0 2 COMB LCCOMB_X1_Y6_N8 1 " "Info: 2: + IC(0.348 ns) + CELL(0.438 ns) = 1.765 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = 'AdderSubtractor:inst\|adder:stage2\|S~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { ~ADD/SUB AdderSubtractor:inst|adder:stage2|S~0 } "NODE_NAME" } } { "Adder.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/Adder.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.849 ns AdderSubtractor:inst\|flipflop:ff2\|Q 3 REG LCFF_X1_Y6_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.849 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'AdderSubtractor:inst\|flipflop:ff2\|Q'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { AdderSubtractor:inst|adder:stage2|S~0 AdderSubtractor:inst|flipflop:ff2|Q } "NODE_NAME" } } { "AdderSubtractor.vhd" "" { Text "C:/Users/Tyler/Google Drive/3130 Lab 5/AdderSubtractor/AdderSubtractor.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 81.18 % ) " "Info: Total cell delay = 1.501 ns ( 81.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 18.82 % ) " "Info: Total interconnect delay = 0.348 ns ( 18.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { ~ADD/SUB AdderSubtractor:inst|adder:stage2|S~0 AdderSubtractor:inst|flipflop:ff2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { ~ADD/SUB {} ~ADD/SUB~combout {} AdderSubtractor:inst|adder:stage2|S~0 {} AdderSubtractor:inst|flipflop:ff2|Q {} } { 0.000ns 0.000ns 0.348ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.333 ns" { Clk Clk~clkctrl AdderSubtractor:inst|flipflop:ff2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.333 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor:inst|flipflop:ff2|Q {} } { 0.000ns 0.000ns 0.122ns 0.685ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { ~ADD/SUB AdderSubtractor:inst|adder:stage2|S~0 AdderSubtractor:inst|flipflop:ff2|Q } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.849 ns" { ~ADD/SUB {} ~ADD/SUB~combout {} AdderSubtractor:inst|adder:stage2|S~0 {} AdderSubtractor:inst|flipflop:ff2|Q {} } { 0.000ns 0.000ns 0.348ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 18 23:26:56 2016 " "Info: Processing ended: Thu Feb 18 23:26:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
