// Seed: 3368332381
module module_0 (
    input wor id_0,
    output tri id_1,
    output tri1 id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    output supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    output wor id_14,
    input wire id_15
);
  wire id_17;
  wire id_18;
  assign id_10 = id_4;
  always #1;
endmodule
module module_1 (
    output tri0 id_0,
    inout wand id_1,
    output logic id_2,
    input logic id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6
    , id_10,
    output tri0 id_7,
    output wire id_8
);
  always id_2 <= id_3;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1,
      id_1,
      id_5,
      id_6,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_6,
      id_1,
      id_8,
      id_6
  );
  assign modCall_1.type_7 = 0;
endmodule
