// Seed: 1520191305
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wor  id_7 = 1;
  wire id_8;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_6;
  supply0 id_7;
  assign id_1 = 1'b0;
  always @(posedge id_4) begin
    id_6 = 1;
  end
  assign id_7 = id_6;
  module_0(
      id_2, id_7, id_4, id_2, id_1, id_4
  );
  wire id_8, id_9, id_10, id_11;
endmodule
