$date
	Thu Mar 22 14:10:58 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
0!
$end
#12
1"
1#
1!
#24
1$
1%
0!
#36
1!
#48
0!
#60
1!
#72
0!
0"
0#
#84
1#
1!
0$
0%
#96
0!
#108
1!
#120
0!
