#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562e902d2b80 .scope module, "ripple_carry_adder_tb" "ripple_carry_adder_tb" 2 18;
 .timescale -9 -12;
P_0x562e90301020 .param/l "NUMBITS" 0 2 19, +C4<00000000000000000000000000001000>;
v0x562e9035a310_0 .var "A", 7 0;
v0x562e9035a3f0_0 .var "B", 7 0;
v0x562e9035a500_0 .net "carryout", 0 0, L_0x562e90361e90;  1 drivers
v0x562e9035a5a0_0 .net "carryout2", 0 0, v0x562e90359dd0_0;  1 drivers
v0x562e9035a640_0 .var "clk", 0 0;
v0x562e9035a730_0 .var "expected_result", 7 0;
v0x562e9035a7d0_0 .net "expected_result_carry", 7 0, v0x562e9035a010_0;  1 drivers
v0x562e9035a890_0 .var/i "failedTests", 31 0;
v0x562e9035a950_0 .var "reset", 0 0;
v0x562e9035aaa0_0 .net "result", 7 0, v0x562e9032b4c0_0;  1 drivers
v0x562e9035ab90_0 .var/i "totalTests", 31 0;
E_0x562e902274c0 .event posedge, v0x562e9035a640_0;
E_0x562e90228780 .event negedge, v0x562e9035a950_0;
S_0x562e902e1670 .scope module, "uut1" "ripple_carry_adder" 2 51, 3 20 0, S_0x562e902d2b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "carryin";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "carryout";
P_0x562e902f5430 .param/l "NUMBITS" 0 3 20, +C4<00000000000000000000000000001000>;
v0x562e9032af70_0 .net "A", 7 0, v0x562e9035a310_0;  1 drivers
v0x562e9032b070_0 .net "B", 7 0, v0x562e9035a3f0_0;  1 drivers
L_0x7f421c232018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562e9032b150_0 .net/2s *"_ivl_60", 0 0, L_0x7f421c232018;  1 drivers
v0x562e9032b210_0 .net "carri", 8 0, L_0x562e90361b40;  1 drivers
L_0x7f421c232060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562e9032b2f0_0 .net "carryin", 0 0, L_0x7f421c232060;  1 drivers
v0x562e9032b400_0 .net "carryout", 0 0, L_0x562e90361e90;  alias, 1 drivers
v0x562e9032b4c0_0 .var "result", 7 0;
v0x562e9032b5a0_0 .net "result_w", 7 0, L_0x562e90361a50;  1 drivers
E_0x562e90229880 .event edge, v0x562e9032b5a0_0;
L_0x562e9035b810 .part v0x562e9035a310_0, 0, 1;
L_0x562e9035b8b0 .part v0x562e9035a3f0_0, 0, 1;
L_0x562e9035b950 .part L_0x562e90361b40, 0, 1;
L_0x562e9035c510 .part v0x562e9035a310_0, 1, 1;
L_0x562e9035c640 .part v0x562e9035a3f0_0, 1, 1;
L_0x562e9035c770 .part L_0x562e90361b40, 1, 1;
L_0x562e9035d2f0 .part v0x562e9035a310_0, 2, 1;
L_0x562e9035d390 .part v0x562e9035a3f0_0, 2, 1;
L_0x562e9035d480 .part L_0x562e90361b40, 2, 1;
L_0x562e9035e010 .part v0x562e9035a310_0, 3, 1;
L_0x562e9035e110 .part v0x562e9035a3f0_0, 3, 1;
L_0x562e9035e1b0 .part L_0x562e90361b40, 3, 1;
L_0x562e9035eda0 .part v0x562e9035a310_0, 4, 1;
L_0x562e9035ee40 .part v0x562e9035a3f0_0, 4, 1;
L_0x562e9035ef60 .part L_0x562e90361b40, 4, 1;
L_0x562e9035faf0 .part v0x562e9035a310_0, 5, 1;
L_0x562e9035fc20 .part v0x562e9035a3f0_0, 5, 1;
L_0x562e9035fcc0 .part L_0x562e90361b40, 5, 1;
L_0x562e90360a00 .part v0x562e9035a310_0, 6, 1;
L_0x562e90360aa0 .part v0x562e9035a3f0_0, 6, 1;
L_0x562e9035fd60 .part L_0x562e90361b40, 6, 1;
L_0x562e903616e0 .part v0x562e9035a310_0, 7, 1;
L_0x562e90361840 .part v0x562e9035a3f0_0, 7, 1;
L_0x562e903618e0 .part L_0x562e90361b40, 7, 1;
LS_0x562e90361a50_0_0 .concat8 [ 1 1 1 1], v0x562e902cab80_0, v0x562e9027fc40_0, v0x562e902afd40_0, v0x562e90290de0_0;
LS_0x562e90361a50_0_4 .concat8 [ 1 1 1 1], v0x562e902c6020_0, v0x562e9024af80_0, v0x562e90328d60_0, v0x562e9032ae00_0;
L_0x562e90361a50 .concat8 [ 4 4 0 0], LS_0x562e90361a50_0_0, LS_0x562e90361a50_0_4;
LS_0x562e90361b40_0_0 .concat8 [ 1 1 1 1], L_0x7f421c232018, v0x562e902cc160_0, v0x562e902bd030_0, v0x562e902b1020_0;
LS_0x562e90361b40_0_4 .concat8 [ 1 1 1 1], v0x562e90293880_0, v0x562e902ca6a0_0, v0x562e90236a50_0, v0x562e9024d6d0_0;
LS_0x562e90361b40_0_8 .concat8 [ 1 0 0 0], v0x562e9032ab80_0;
L_0x562e90361b40 .concat8 [ 4 4 1 0], LS_0x562e90361b40_0_0, LS_0x562e90361b40_0_4, LS_0x562e90361b40_0_8;
L_0x562e90361e90 .part L_0x562e90361b40, 8, 1;
S_0x562e90299180 .scope generate, "genblk1[0]" "genblk1[0]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e902ecd80 .param/l "i" 0 3 43, +C4<00>;
S_0x562e902e52c0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e90299180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e902ccc80_0 .net "a", 0 0, L_0x562e9035b810;  1 drivers
v0x562e902ccd40_0 .net "b", 0 0, L_0x562e9035b8b0;  1 drivers
v0x562e902cc0c0_0 .net "c_in", 0 0, L_0x562e9035b950;  1 drivers
v0x562e902cc160_0 .var "c_out", 0 0;
v0x562e902cb4a0_0 .net "c_out_w", 0 0, L_0x562e9035b680;  1 drivers
v0x562e902caae0_0 .net "level1", 2 0, L_0x562e9035b470;  1 drivers
v0x562e902cab80_0 .var "s", 0 0;
E_0x562e90211bb0 .event edge, v0x562e902ccc80_0, v0x562e902ccd40_0, v0x562e902cc0c0_0, v0x562e902ce610_0;
L_0x562e9035ada0 .concat [ 1 1 0 0], L_0x562e9035b8b0, L_0x562e9035b810;
L_0x562e9035b060 .concat [ 1 1 0 0], L_0x562e9035b950, L_0x562e9035b810;
L_0x562e9035b2e0 .concat [ 1 1 0 0], L_0x562e9035b950, L_0x562e9035b8b0;
L_0x562e9035b470 .concat8 [ 1 1 1 0], L_0x562e9035ac50, L_0x562e9035aec0, L_0x562e9035b1a0;
S_0x562e9029bcf0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e902e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902e0d20 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90307f70_0 .net "a", 1 0, L_0x562e9035ada0;  1 drivers
v0x562e903006f0_0 .net "result", 0 0, L_0x562e9035ac50;  1 drivers
L_0x562e9035ac50 .delay 1 (3000,3000,3000) L_0x562e9035ac50/d;
L_0x562e9035ac50/d .reduce/and L_0x562e9035ada0;
S_0x562e902e8f10 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e902e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902f16e0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902fa050_0 .net "a", 1 0, L_0x562e9035b060;  1 drivers
v0x562e902f4b00_0 .net "result", 0 0, L_0x562e9035aec0;  1 drivers
L_0x562e9035aec0 .delay 1 (3000,3000,3000) L_0x562e9035aec0/d;
L_0x562e9035aec0/d .reduce/and L_0x562e9035b060;
S_0x562e9029e860 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e902e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902e5f30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902d2e80_0 .net "a", 1 0, L_0x562e9035b2e0;  1 drivers
v0x562e902da7b0_0 .net "result", 0 0, L_0x562e9035b1a0;  1 drivers
L_0x562e9035b1a0 .delay 1 (3000,3000,3000) L_0x562e9035b1a0/d;
L_0x562e9035b1a0/d .reduce/and L_0x562e9035b2e0;
S_0x562e902ecb60 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e902e52c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902ce890 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e902e5ca0_0 .net "a", 2 0, L_0x562e9035b470;  alias, 1 drivers
v0x562e902ce610_0 .net "result", 0 0, L_0x562e9035b680;  alias, 1 drivers
L_0x562e9035b680 .delay 1 (2000,2000,2000) L_0x562e9035b680/d;
L_0x562e9035b680/d .reduce/or L_0x562e9035b470;
S_0x562e90296610 .scope generate, "genblk1[1]" "genblk1[1]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e902ca2b0 .param/l "i" 0 3 43, +C4<01>;
S_0x562e9028b850 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e90296610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e902bee70_0 .net "a", 0 0, L_0x562e9035c510;  1 drivers
v0x562e902bef30_0 .net "b", 0 0, L_0x562e9035c640;  1 drivers
v0x562e902be250_0 .net "c_in", 0 0, L_0x562e9035c770;  1 drivers
v0x562e902bd030_0 .var "c_out", 0 0;
v0x562e902bd0d0_0 .net "c_out_w", 0 0, L_0x562e9035c380;  1 drivers
v0x562e902bcdb0_0 .net "level1", 2 0, L_0x562e9035c170;  1 drivers
v0x562e9027fc40_0 .var "s", 0 0;
E_0x562e902c8720 .event edge, v0x562e902bee70_0, v0x562e902bef30_0, v0x562e902be250_0, v0x562e902bfa30_0;
L_0x562e9035bb30 .concat [ 1 1 0 0], L_0x562e9035c640, L_0x562e9035c510;
L_0x562e9035bd60 .concat [ 1 1 0 0], L_0x562e9035c770, L_0x562e9035c510;
L_0x562e9035bfe0 .concat [ 1 1 0 0], L_0x562e9035c770, L_0x562e9035c640;
L_0x562e9035c170 .concat8 [ 1 1 1 0], L_0x562e9035b9f0, L_0x562e9035bc20, L_0x562e9035bea0;
S_0x562e9028e3c0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e9028b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902c7b00 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902c6eb0_0 .net "a", 1 0, L_0x562e9035bb30;  1 drivers
v0x562e902c64b0_0 .net "result", 0 0, L_0x562e9035b9f0;  1 drivers
L_0x562e9035b9f0 .delay 1 (3000,3000,3000) L_0x562e9035b9f0/d;
L_0x562e9035b9f0/d .reduce/and L_0x562e9035bb30;
S_0x562e902d6180 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e9028b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902c5ca0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902c59d0_0 .net "a", 1 0, L_0x562e9035bd60;  1 drivers
v0x562e902c4040_0 .net "result", 0 0, L_0x562e9035bc20;  1 drivers
L_0x562e9035bc20 .delay 1 (3000,3000,3000) L_0x562e9035bc20/d;
L_0x562e9035bc20/d .reduce/and L_0x562e9035bd60;
S_0x562e90290f30 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e9028b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902c3480 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902c2860_0 .net "a", 1 0, L_0x562e9035bfe0;  1 drivers
v0x562e902c1640_0 .net "result", 0 0, L_0x562e9035bea0;  1 drivers
L_0x562e9035bea0 .delay 1 (3000,3000,3000) L_0x562e9035bea0/d;
L_0x562e9035bea0/d .reduce/and L_0x562e9035bfe0;
S_0x562e902d9dd0 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e9028b850;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902c3550 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e902c1410_0 .net "a", 2 0, L_0x562e9035c170;  alias, 1 drivers
v0x562e902bfa30_0 .net "result", 0 0, L_0x562e9035c380;  alias, 1 drivers
L_0x562e9035c380 .delay 1 (2000,2000,2000) L_0x562e9035c380/d;
L_0x562e9035c380/d .reduce/or L_0x562e9035c170;
S_0x562e90293aa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e902bb420 .param/l "i" 0 3 43, +C4<010>;
S_0x562e902dda20 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e90293aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e902b2800_0 .net "a", 0 0, L_0x562e9035d2f0;  1 drivers
v0x562e902b28c0_0 .net "b", 0 0, L_0x562e9035d390;  1 drivers
v0x562e902b1c40_0 .net "c_in", 0 0, L_0x562e9035d480;  1 drivers
v0x562e902b1020_0 .var "c_out", 0 0;
v0x562e902b10c0_0 .net "c_out_w", 0 0, L_0x562e9035d160;  1 drivers
v0x562e902b0660_0 .net "level1", 2 0, L_0x562e9035cf80;  1 drivers
v0x562e902afd40_0 .var "s", 0 0;
E_0x562e902c35a0 .event edge, v0x562e902b2800_0, v0x562e902b28c0_0, v0x562e902b1c40_0, v0x562e902b4190_0;
L_0x562e9035c940 .concat [ 1 1 0 0], L_0x562e9035d390, L_0x562e9035d2f0;
L_0x562e9035cb70 .concat [ 1 1 0 0], L_0x562e9035d480, L_0x562e9035d2f0;
L_0x562e9035cdf0 .concat [ 1 1 0 0], L_0x562e9035d480, L_0x562e9035d390;
L_0x562e9035cf80 .concat8 [ 1 1 1 0], L_0x562e9035c850, L_0x562e9035ca30, L_0x562e9035ccb0;
S_0x562e902bd890 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e902dda20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902ba950 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902b9cc0_0 .net "a", 1 0, L_0x562e9035c940;  1 drivers
v0x562e902b9280_0 .net "result", 0 0, L_0x562e9035c850;  1 drivers
L_0x562e9035c850 .delay 1 (3000,3000,3000) L_0x562e9035c850/d;
L_0x562e9035c850/d .reduce/and L_0x562e9035c940;
S_0x562e90281b00 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e902dda20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902b8a20 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902b87a0_0 .net "a", 1 0, L_0x562e9035cb70;  1 drivers
v0x562e902b6e10_0 .net "result", 0 0, L_0x562e9035ca30;  1 drivers
L_0x562e9035ca30 .delay 1 (3000,3000,3000) L_0x562e9035ca30/d;
L_0x562e9035ca30/d .reduce/and L_0x562e9035cb70;
S_0x562e90283a20 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e902dda20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902b88a0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902b6310_0 .net "a", 1 0, L_0x562e9035cdf0;  1 drivers
v0x562e902b5670_0 .net "result", 0 0, L_0x562e9035ccb0;  1 drivers
L_0x562e9035ccb0 .delay 1 (3000,3000,3000) L_0x562e9035ccb0/d;
L_0x562e9035ccb0/d .reduce/and L_0x562e9035cdf0;
S_0x562e90285940 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e902dda20;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902b4cc0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e902b4410_0 .net "a", 2 0, L_0x562e9035cf80;  alias, 1 drivers
v0x562e902b4190_0 .net "result", 0 0, L_0x562e9035d160;  alias, 1 drivers
L_0x562e9035d160 .delay 1 (2000,2000,2000) L_0x562e9035d160/d;
L_0x562e9035d160/d .reduce/or L_0x562e9035cf80;
S_0x562e90287860 .scope generate, "genblk1[3]" "genblk1[3]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e902b0730 .param/l "i" 0 3 43, +C4<011>;
S_0x562e902b00d0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e90287860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e90299080_0 .net "a", 0 0, L_0x562e9035e010;  1 drivers
v0x562e902963f0_0 .net "b", 0 0, L_0x562e9035e110;  1 drivers
v0x562e902964b0_0 .net "c_in", 0 0, L_0x562e9035e1b0;  1 drivers
v0x562e90293880_0 .var "c_out", 0 0;
v0x562e90293940_0 .net "c_out_w", 0 0, L_0x562e9035de80;  1 drivers
v0x562e90290d10_0 .net "level1", 2 0, L_0x562e9035dca0;  1 drivers
v0x562e90290de0_0 .var "s", 0 0;
E_0x562e9027fd60 .event edge, v0x562e90299080_0, v0x562e902963f0_0, v0x562e902964b0_0, v0x562e90298f60_0;
L_0x562e9035d660 .concat [ 1 1 0 0], L_0x562e9035e110, L_0x562e9035e010;
L_0x562e9035d890 .concat [ 1 1 0 0], L_0x562e9035e1b0, L_0x562e9035e010;
L_0x562e9035db10 .concat [ 1 1 0 0], L_0x562e9035e1b0, L_0x562e9035e110;
L_0x562e9035dca0 .concat8 [ 1 1 1 0], L_0x562e9035d520, L_0x562e9035d750, L_0x562e9035d9d0;
S_0x562e902c1ea0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e902b00d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902ae290 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902ad7c0_0 .net "a", 1 0, L_0x562e9035d660;  1 drivers
v0x562e9031bdb0_0 .net "result", 0 0, L_0x562e9035d520;  1 drivers
L_0x562e9035d520 .delay 1 (3000,3000,3000) L_0x562e9035d520/d;
L_0x562e9035d520/d .reduce/and L_0x562e9035d660;
S_0x562e9030f6d0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e902b00d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9027e610 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9027cfc0_0 .net "a", 1 0, L_0x562e9035d890;  1 drivers
v0x562e9027b9c0_0 .net "result", 0 0, L_0x562e9035d750;  1 drivers
L_0x562e9035d750 .delay 1 (3000,3000,3000) L_0x562e9035d750/d;
L_0x562e9035d750/d .reduce/and L_0x562e9035d890;
S_0x562e903109a0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e902b00d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9027e6b0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902e6290_0 .net "a", 1 0, L_0x562e9035db10;  1 drivers
v0x562e902ad9b0_0 .net "result", 0 0, L_0x562e9035d9d0;  1 drivers
L_0x562e9035d9d0 .delay 1 (3000,3000,3000) L_0x562e9035d9d0/d;
L_0x562e9035d9d0/d .reduce/and L_0x562e9035db10;
S_0x562e9029e640 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e902b00d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9029bad0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e9029bb70_0 .net "a", 2 0, L_0x562e9035dca0;  alias, 1 drivers
v0x562e90298f60_0 .net "result", 0 0, L_0x562e9035de80;  alias, 1 drivers
L_0x562e9035de80 .delay 1 (2000,2000,2000) L_0x562e9035de80/d;
L_0x562e9035de80/d .reduce/or L_0x562e9035dca0;
S_0x562e9028e1c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e9028b6d0 .param/l "i" 0 3 43, +C4<0100>;
S_0x562e9022afd0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e9028e1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e902ced00_0 .net "a", 0 0, L_0x562e9035eda0;  1 drivers
v0x562e902cedc0_0 .net "b", 0 0, L_0x562e9035ee40;  1 drivers
v0x562e902ca5b0_0 .net "c_in", 0 0, L_0x562e9035ef60;  1 drivers
v0x562e902ca6a0_0 .var "c_out", 0 0;
v0x562e902ca760_0 .net "c_out_w", 0 0, L_0x562e9035ec10;  1 drivers
v0x562e902c5f80_0 .net "level1", 2 0, L_0x562e9035ea30;  1 drivers
v0x562e902c6020_0 .var "s", 0 0;
E_0x562e9022b1e0 .event edge, v0x562e902ced00_0, v0x562e902cedc0_0, v0x562e902ca5b0_0, v0x562e902cebe0_0;
L_0x562e9035e440 .concat [ 1 1 0 0], L_0x562e9035ee40, L_0x562e9035eda0;
L_0x562e9035e620 .concat [ 1 1 0 0], L_0x562e9035ef60, L_0x562e9035eda0;
L_0x562e9035e8a0 .concat [ 1 1 0 0], L_0x562e9035ef60, L_0x562e9035ee40;
L_0x562e9035ea30 .concat8 [ 1 1 1 0], L_0x562e9035e350, L_0x562e9035e4e0, L_0x562e9035e760;
S_0x562e902ed2c0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e9022afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902ed4c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902e96d0_0 .net "a", 1 0, L_0x562e9035e440;  1 drivers
v0x562e902e97d0_0 .net "result", 0 0, L_0x562e9035e350;  1 drivers
L_0x562e9035e350 .delay 1 (3000,3000,3000) L_0x562e9035e350/d;
L_0x562e9035e350/d .reduce/and L_0x562e9035e440;
S_0x562e902e59d0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e9022afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902e5bb0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902e1dc0_0 .net "a", 1 0, L_0x562e9035e620;  1 drivers
v0x562e902e1e80_0 .net "result", 0 0, L_0x562e9035e4e0;  1 drivers
L_0x562e9035e4e0 .delay 1 (3000,3000,3000) L_0x562e9035e4e0/d;
L_0x562e9035e4e0/d .reduce/and L_0x562e9035e620;
S_0x562e902de130 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e9022afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902de340 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902da4e0_0 .net "a", 1 0, L_0x562e9035e8a0;  1 drivers
v0x562e902da5a0_0 .net "result", 0 0, L_0x562e9035e760;  1 drivers
L_0x562e9035e760 .delay 1 (3000,3000,3000) L_0x562e9035e760/d;
L_0x562e9035e760/d .reduce/and L_0x562e9035e8a0;
S_0x562e902d6890 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e9022afd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902d6a70 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e902da6c0_0 .net "a", 2 0, L_0x562e9035ea30;  alias, 1 drivers
v0x562e902cebe0_0 .net "result", 0 0, L_0x562e9035ec10;  alias, 1 drivers
L_0x562e9035ec10 .delay 1 (2000,2000,2000) L_0x562e9035ec10/d;
L_0x562e9035ec10/d .reduce/or L_0x562e9035ea30;
S_0x562e902c1970 .scope generate, "genblk1[5]" "genblk1[5]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e902c1b70 .param/l "i" 0 3 43, +C4<0101>;
S_0x562e902bd360 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e902c1970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e90236800_0 .net "a", 0 0, L_0x562e9035faf0;  1 drivers
v0x562e902368c0_0 .net "b", 0 0, L_0x562e9035fc20;  1 drivers
v0x562e90236980_0 .net "c_in", 0 0, L_0x562e9035fcc0;  1 drivers
v0x562e90236a50_0 .var "c_out", 0 0;
v0x562e90236b10_0 .net "c_out_w", 0 0, L_0x562e9035f960;  1 drivers
v0x562e90236c00_0 .net "level1", 2 0, L_0x562e9035f780;  1 drivers
v0x562e9024af80_0 .var "s", 0 0;
E_0x562e902bd5e0 .event edge, v0x562e90236800_0, v0x562e902368c0_0, v0x562e90236980_0, v0x562e90247200_0;
L_0x562e9035f140 .concat [ 1 1 0 0], L_0x562e9035fc20, L_0x562e9035faf0;
L_0x562e9035f370 .concat [ 1 1 0 0], L_0x562e9035fcc0, L_0x562e9035faf0;
L_0x562e9035f5f0 .concat [ 1 1 0 0], L_0x562e9035fcc0, L_0x562e9035fc20;
L_0x562e9035f780 .concat8 [ 1 1 1 0], L_0x562e9035f000, L_0x562e9035f230, L_0x562e9035f4b0;
S_0x562e902b8d50 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e902bd360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e902b8f50 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e902b4740_0 .net "a", 1 0, L_0x562e9035f140;  1 drivers
v0x562e902b4840_0 .net "result", 0 0, L_0x562e9035f000;  1 drivers
L_0x562e9035f000 .delay 1 (3000,3000,3000) L_0x562e9035f000/d;
L_0x562e9035f000/d .reduce/and L_0x562e9035f140;
S_0x562e9022f9d0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e902bd360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9022fbd0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9022fc70_0 .net "a", 1 0, L_0x562e9035f370;  1 drivers
v0x562e9022fd70_0 .net "result", 0 0, L_0x562e9035f230;  1 drivers
L_0x562e9035f230 .delay 1 (3000,3000,3000) L_0x562e9035f230/d;
L_0x562e9035f230/d .reduce/and L_0x562e9035f370;
S_0x562e90233c80 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e902bd360;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90233e90 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90233fa0_0 .net "a", 1 0, L_0x562e9035f5f0;  1 drivers
v0x562e902b4960_0 .net "result", 0 0, L_0x562e9035f4b0;  1 drivers
L_0x562e9035f4b0 .delay 1 (3000,3000,3000) L_0x562e9035f4b0/d;
L_0x562e9035f4b0/d .reduce/and L_0x562e9035f5f0;
S_0x562e90246e50 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e902bd360;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90247030 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e90247100_0 .net "a", 2 0, L_0x562e9035f780;  alias, 1 drivers
v0x562e90247200_0 .net "result", 0 0, L_0x562e9035f960;  alias, 1 drivers
L_0x562e9035f960 .delay 1 (2000,2000,2000) L_0x562e9035f960/d;
L_0x562e9035f960/d .reduce/or L_0x562e9035f780;
S_0x562e9024b0f0 .scope generate, "genblk1[6]" "genblk1[6]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e9024b2f0 .param/l "i" 0 3 43, +C4<0110>;
S_0x562e9024c0b0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e9024b0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e90328230_0 .net "a", 0 0, L_0x562e90360a00;  1 drivers
v0x562e903282f0_0 .net "b", 0 0, L_0x562e90360aa0;  1 drivers
v0x562e903283b0_0 .net "c_in", 0 0, L_0x562e9035fd60;  1 drivers
v0x562e9024d6d0_0 .var "c_out", 0 0;
v0x562e90328ba0_0 .net "c_out_w", 0 0, L_0x562e90360870;  1 drivers
v0x562e90328c90_0 .net "level1", 2 0, L_0x562e90360690;  1 drivers
v0x562e90328d60_0 .var "s", 0 0;
E_0x562e9024b3d0 .event edge, v0x562e90328230_0, v0x562e903282f0_0, v0x562e903283b0_0, v0x562e90328110_0;
L_0x562e90360050 .concat [ 1 1 0 0], L_0x562e90360aa0, L_0x562e90360a00;
L_0x562e90360280 .concat [ 1 1 0 0], L_0x562e9035fd60, L_0x562e90360a00;
L_0x562e90360500 .concat [ 1 1 0 0], L_0x562e9035fd60, L_0x562e90360aa0;
L_0x562e90360690 .concat8 [ 1 1 1 0], L_0x562e9035fe00, L_0x562e90360140, L_0x562e903603c0;
S_0x562e9024c360 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e9024c0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9024d2b0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9024d3e0_0 .net "a", 1 0, L_0x562e90360050;  1 drivers
v0x562e9024d4e0_0 .net "result", 0 0, L_0x562e9035fe00;  1 drivers
L_0x562e9035fe00 .delay 1 (3000,3000,3000) L_0x562e9035fe00/d;
L_0x562e9035fe00/d .reduce/and L_0x562e90360050;
S_0x562e9024e4b0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e9024c0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9024e690 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9024e790_0 .net "a", 1 0, L_0x562e90360280;  1 drivers
v0x562e9024e890_0 .net "result", 0 0, L_0x562e90360140;  1 drivers
L_0x562e90360140 .delay 1 (3000,3000,3000) L_0x562e90360140/d;
L_0x562e90360140/d .reduce/and L_0x562e90360280;
S_0x562e901edcf0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e9024c0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e901edf00 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e901ee010_0 .net "a", 1 0, L_0x562e90360500;  1 drivers
v0x562e901ee0f0_0 .net "result", 0 0, L_0x562e903603c0;  1 drivers
L_0x562e903603c0 .delay 1 (3000,3000,3000) L_0x562e903603c0/d;
L_0x562e903603c0/d .reduce/and L_0x562e90360500;
S_0x562e90327d20 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e9024c0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90327f00 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e90328010_0 .net "a", 2 0, L_0x562e90360690;  alias, 1 drivers
v0x562e90328110_0 .net "result", 0 0, L_0x562e90360870;  alias, 1 drivers
L_0x562e90360870 .delay 1 (2000,2000,2000) L_0x562e90360870/d;
L_0x562e90360870/d .reduce/or L_0x562e90360690;
S_0x562e90328ed0 .scope generate, "genblk1[7]" "genblk1[7]" 3 43, 3 43 0, S_0x562e902e1670;
 .timescale -9 -12;
P_0x562e903290d0 .param/l "i" 0 3 43, +C4<0111>;
S_0x562e903291b0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x562e90328ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x562e9032a930_0 .net "a", 0 0, L_0x562e903616e0;  1 drivers
v0x562e9032a9f0_0 .net "b", 0 0, L_0x562e90361840;  1 drivers
v0x562e9032aab0_0 .net "c_in", 0 0, L_0x562e903618e0;  1 drivers
v0x562e9032ab80_0 .var "c_out", 0 0;
v0x562e9032ac40_0 .net "c_out_w", 0 0, L_0x562e90361550;  1 drivers
v0x562e9032ad30_0 .net "level1", 2 0, L_0x562e90361370;  1 drivers
v0x562e9032ae00_0 .var "s", 0 0;
E_0x562e90329410 .event edge, v0x562e9032a930_0, v0x562e9032a9f0_0, v0x562e9032aab0_0, v0x562e9032a810_0;
L_0x562e90360d30 .concat [ 1 1 0 0], L_0x562e90361840, L_0x562e903616e0;
L_0x562e90360f60 .concat [ 1 1 0 0], L_0x562e903618e0, L_0x562e903616e0;
L_0x562e903611e0 .concat [ 1 1 0 0], L_0x562e903618e0, L_0x562e90361840;
L_0x562e90361370 .concat8 [ 1 1 1 0], L_0x562e90360bf0, L_0x562e90360e20, L_0x562e903610a0;
S_0x562e903294a0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x562e903291b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903296a0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e903297d0_0 .net "a", 1 0, L_0x562e90360d30;  1 drivers
v0x562e903298d0_0 .net "result", 0 0, L_0x562e90360bf0;  1 drivers
L_0x562e90360bf0 .delay 1 (3000,3000,3000) L_0x562e90360bf0/d;
L_0x562e90360bf0/d .reduce/and L_0x562e90360d30;
S_0x562e903299f0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x562e903291b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90329bd0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90329ce0_0 .net "a", 1 0, L_0x562e90360f60;  1 drivers
v0x562e90329de0_0 .net "result", 0 0, L_0x562e90360e20;  1 drivers
L_0x562e90360e20 .delay 1 (3000,3000,3000) L_0x562e90360e20/d;
L_0x562e90360e20/d .reduce/and L_0x562e90360f60;
S_0x562e90329f00 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x562e903291b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032a110 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9032a220_0 .net "a", 1 0, L_0x562e903611e0;  1 drivers
v0x562e9032a300_0 .net "result", 0 0, L_0x562e903610a0;  1 drivers
L_0x562e903610a0 .delay 1 (3000,3000,3000) L_0x562e903610a0/d;
L_0x562e903610a0/d .reduce/and L_0x562e903611e0;
S_0x562e9032a420 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x562e903291b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032a600 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e9032a710_0 .net "a", 2 0, L_0x562e90361370;  alias, 1 drivers
v0x562e9032a810_0 .net "result", 0 0, L_0x562e90361550;  alias, 1 drivers
L_0x562e90361550 .delay 1 (2000,2000,2000) L_0x562e90361550/d;
L_0x562e90361550/d .reduce/or L_0x562e90361370;
S_0x562e9032b720 .scope module, "uut2" "carry_look_ahead_adder" 2 59, 7 20 0, S_0x562e902d2b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "carryin";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "carryout";
P_0x562e9032b920 .param/l "NUMBITS" 0 7 20, +C4<00000000000000000000000000001000>;
L_0x7f421c2320a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562e9036a270 .functor BUFZ 1, L_0x7f421c2320a8, C4<0>, C4<0>, C4<0>;
v0x562e90359990_0 .net "A", 7 0, v0x562e9035a310_0;  alias, 1 drivers
v0x562e90359aa0_0 .net "B", 7 0, v0x562e9035a3f0_0;  alias, 1 drivers
v0x562e90359b70_0 .net *"_ivl_78", 0 0, L_0x562e9036a270;  1 drivers
RS_0x7f421c280958 .resolv tri, v0x562e903468a0_0, L_0x562e90376c80;
v0x562e90359c40_0 .net8 "carries", 8 0, RS_0x7f421c280958;  2 drivers
v0x562e90359d30_0 .net "carryin", 0 0, L_0x7f421c2320a8;  1 drivers
v0x562e90359dd0_0 .var "carryout", 0 0;
v0x562e90359e70_0 .net "g", 7 0, L_0x562e90367d80;  1 drivers
v0x562e90359f40_0 .net "p", 7 0, L_0x562e90367e70;  1 drivers
v0x562e9035a010_0 .var "result", 7 0;
v0x562e9035a160_0 .net "result_w", 7 0, L_0x562e90368090;  1 drivers
E_0x562e9032ba70 .event edge, v0x562e903468a0_0, v0x562e9035a160_0;
L_0x562e90362900 .part v0x562e9035a310_0, 0, 1;
L_0x562e903629a0 .part v0x562e9035a3f0_0, 0, 1;
L_0x562e90362a40 .part RS_0x7f421c280958, 0, 1;
L_0x562e90363350 .part v0x562e9035a310_0, 1, 1;
L_0x562e903633f0 .part v0x562e9035a3f0_0, 1, 1;
L_0x562e90363490 .part RS_0x7f421c280958, 1, 1;
L_0x562e90363d90 .part v0x562e9035a310_0, 2, 1;
L_0x562e90363ec0 .part v0x562e9035a3f0_0, 2, 1;
L_0x562e90364040 .part RS_0x7f421c280958, 2, 1;
L_0x562e90364940 .part v0x562e9035a310_0, 3, 1;
L_0x562e90364ad0 .part v0x562e9035a3f0_0, 3, 1;
L_0x562e90364c00 .part RS_0x7f421c280958, 3, 1;
L_0x562e903654e0 .part v0x562e9035a310_0, 4, 1;
L_0x562e90365610 .part v0x562e9035a3f0_0, 4, 1;
L_0x562e903657c0 .part RS_0x7f421c280958, 4, 1;
L_0x562e90366080 .part v0x562e9035a310_0, 5, 1;
L_0x562e90366240 .part v0x562e9035a3f0_0, 5, 1;
L_0x562e90366580 .part RS_0x7f421c280958, 5, 1;
L_0x562e90366ee0 .part v0x562e9035a310_0, 6, 1;
L_0x562e90366f80 .part v0x562e9035a3f0_0, 6, 1;
L_0x562e90366620 .part RS_0x7f421c280958, 6, 1;
L_0x562e90367980 .part v0x562e9035a310_0, 7, 1;
L_0x562e90367ae0 .part v0x562e9035a3f0_0, 7, 1;
L_0x562e90367c10 .part RS_0x7f421c280958, 7, 1;
LS_0x562e90367d80_0_0 .concat8 [ 1 1 1 1], v0x562e90348d70_0, v0x562e9034b300_0, v0x562e9034d880_0, v0x562e9034fe20_0;
LS_0x562e90367d80_0_4 .concat8 [ 1 1 1 1], v0x562e903523a0_0, v0x562e90354920_0, v0x562e90356ea0_0, v0x562e90359460_0;
L_0x562e90367d80 .concat8 [ 4 4 0 0], LS_0x562e90367d80_0_0, LS_0x562e90367d80_0_4;
LS_0x562e90367e70_0_0 .concat8 [ 1 1 1 1], v0x562e90348f00_0, v0x562e9034b490_0, v0x562e9034da10_0, v0x562e9034ffb0_0;
LS_0x562e90367e70_0_4 .concat8 [ 1 1 1 1], v0x562e90352530_0, v0x562e90354ab0_0, v0x562e90357030_0, v0x562e903595f0_0;
L_0x562e90367e70 .concat8 [ 4 4 0 0], LS_0x562e90367e70_0_0, LS_0x562e90367e70_0_4;
LS_0x562e90368090_0_0 .concat8 [ 1 1 1 1], v0x562e90349070_0, v0x562e9034b600_0, v0x562e9034db80_0, v0x562e90350120_0;
LS_0x562e90368090_0_4 .concat8 [ 1 1 1 1], v0x562e903526a0_0, v0x562e90354c20_0, v0x562e903571a0_0, v0x562e90359760_0;
L_0x562e90368090 .concat8 [ 4 4 0 0], LS_0x562e90368090_0_0, LS_0x562e90368090_0_4;
L_0x562e90376c80 .part/pv L_0x562e9036a270, 0, 1, 9;
S_0x562e9032bad0 .scope module, "cla_logic" "carry_look_ahead_logic" 7 33, 8 20 0, S_0x562e9032b720;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "p";
    .port_info 1 /INPUT 8 "g";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 9 "c";
P_0x562e9032bcd0 .param/l "NUMBITS" 0 8 20, +C4<00000000000000000000000000001000>;
o0x7f421c280928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x562e903467a0_0 name=_ivl_91
v0x562e903468a0_0 .var "c", 8 0;
v0x562e90346980_0 .net "c_in", 0 0, L_0x7f421c2320a8;  alias, 1 drivers
v0x562e90346a50_0 .net "c_w", 8 0, L_0x562e90376e60;  1 drivers
v0x562e90346b30_0 .net "g", 7 0, L_0x562e90367d80;  alias, 1 drivers
v0x562e90346c60_0 .net "p", 7 0, L_0x562e90367e70;  alias, 1 drivers
E_0x562e9032bdd0 .event edge, v0x562e90346a50_0;
L_0x562e903682c0 .part L_0x562e90367d80, 0, 1;
L_0x562e90368630 .part L_0x562e90367e70, 0, 1;
L_0x562e903689a0 .part L_0x562e90367d80, 1, 1;
L_0x562e90368d00 .part L_0x562e90367e70, 0, 2;
L_0x562e90369060 .part L_0x562e90367d80, 0, 1;
L_0x562e90369100 .part L_0x562e90367e70, 1, 1;
L_0x562e90369640 .part L_0x562e90367d80, 2, 1;
L_0x562e90369960 .part L_0x562e90367e70, 0, 3;
L_0x562e90369d10 .part L_0x562e90367d80, 0, 1;
L_0x562e90369db0 .part L_0x562e90367e70, 1, 2;
L_0x562e9036a130 .part L_0x562e90367d80, 1, 1;
L_0x562e9036a1d0 .part L_0x562e90367e70, 2, 1;
L_0x562e9036a8a0 .part L_0x562e90367d80, 3, 1;
L_0x562e9036abc0 .part L_0x562e90367e70, 0, 4;
L_0x562e9036af60 .part L_0x562e90367d80, 0, 1;
L_0x562e9036b000 .part L_0x562e90367e70, 1, 3;
L_0x562e9036b400 .part L_0x562e90367d80, 1, 1;
L_0x562e9036b4a0 .part L_0x562e90367e70, 2, 2;
L_0x562e9036b8b0 .part L_0x562e90367d80, 2, 1;
L_0x562e9036b950 .part L_0x562e90367e70, 3, 1;
L_0x562e9036bf00 .part L_0x562e90367d80, 4, 1;
L_0x562e9036c220 .part L_0x562e90367e70, 0, 5;
L_0x562e9036c600 .part L_0x562e90367d80, 0, 1;
L_0x562e9036c6a0 .part L_0x562e90367e70, 1, 4;
L_0x562e9036cae0 .part L_0x562e90367d80, 1, 1;
L_0x562e9036cb80 .part L_0x562e90367e70, 2, 3;
L_0x562e9036cfd0 .part L_0x562e90367d80, 2, 1;
L_0x562e9036d280 .part L_0x562e90367e70, 3, 2;
L_0x562e9036d8f0 .part L_0x562e90367d80, 3, 1;
L_0x562e9036d990 .part L_0x562e90367e70, 4, 1;
L_0x562e9036e080 .part L_0x562e90367d80, 5, 1;
L_0x562e9036e3a0 .part L_0x562e90367e70, 0, 6;
L_0x562e9036e7d0 .part L_0x562e90367d80, 0, 1;
L_0x562e9036e870 .part L_0x562e90367e70, 1, 5;
L_0x562e9036ed00 .part L_0x562e90367d80, 1, 1;
L_0x562e9036eda0 .part L_0x562e90367e70, 2, 4;
L_0x562e9036f150 .part L_0x562e90367d80, 2, 1;
L_0x562e9036f1f0 .part L_0x562e90367e70, 3, 3;
L_0x562e9036f6a0 .part L_0x562e90367d80, 3, 1;
L_0x562e9036f740 .part L_0x562e90367e70, 4, 2;
L_0x562e9036fc00 .part L_0x562e90367d80, 4, 1;
L_0x562e9036fca0 .part L_0x562e90367e70, 5, 1;
L_0x562e90370440 .part L_0x562e90367d80, 6, 1;
L_0x562e90370760 .part L_0x562e90367e70, 0, 7;
L_0x562e90370bf0 .part L_0x562e90367d80, 0, 1;
L_0x562e90370c90 .part L_0x562e90367e70, 1, 6;
L_0x562e90371180 .part L_0x562e90367d80, 1, 1;
L_0x562e90371220 .part L_0x562e90367e70, 2, 5;
L_0x562e90371720 .part L_0x562e90367d80, 2, 1;
L_0x562e903717c0 .part L_0x562e90367e70, 3, 4;
L_0x562e90371cd0 .part L_0x562e90367d80, 3, 1;
L_0x562e90371d70 .part L_0x562e90367e70, 4, 3;
L_0x562e90372290 .part L_0x562e90367d80, 4, 1;
L_0x562e90372330 .part L_0x562e90367e70, 5, 2;
L_0x562e90372860 .part L_0x562e90367d80, 5, 1;
L_0x562e90372900 .part L_0x562e90367e70, 6, 1;
L_0x562e903731b0 .part L_0x562e90367d80, 7, 1;
L_0x562e90373700 .part L_0x562e90367d80, 0, 1;
L_0x562e90373d90 .part L_0x562e90367e70, 1, 7;
L_0x562e90374510 .part L_0x562e90367d80, 1, 1;
L_0x562e903747a0 .part L_0x562e90367e70, 2, 6;
L_0x562e90374b10 .part L_0x562e90367d80, 2, 1;
L_0x562e90374db0 .part L_0x562e90367e70, 3, 5;
L_0x562e90375120 .part L_0x562e90367d80, 3, 1;
L_0x562e903753d0 .part L_0x562e90367e70, 4, 4;
L_0x562e90375740 .part L_0x562e90367d80, 4, 1;
L_0x562e90375a00 .part L_0x562e90367e70, 5, 3;
L_0x562e90375d70 .part L_0x562e90367d80, 5, 1;
L_0x562e90376040 .part L_0x562e90367e70, 6, 2;
L_0x562e903763b0 .part L_0x562e90367d80, 6, 1;
L_0x562e90376690 .part L_0x562e90367e70, 7, 1;
LS_0x562e90376e60_0_0 .concat [ 1 1 1 1], o0x7f421c280928, L_0x562e90368180, L_0x562e90368860, L_0x562e90369500;
LS_0x562e90376e60_0_4 .concat [ 1 1 1 1], L_0x562e9036a650, L_0x562e9036bdc0, L_0x562e9036df40, L_0x562e90370300;
LS_0x562e90376e60_0_8 .concat [ 1 0 0 0], L_0x562e90373070;
L_0x562e90376e60 .concat [ 4 4 1 0], LS_0x562e90376e60_0_0, LS_0x562e90376e60_0_4, LS_0x562e90376e60_0_8;
S_0x562e9032be50 .scope generate, "genblk1[1]" "genblk1[1]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e9032c070 .param/l "i" 0 8 32, +C4<01>;
v0x562e9032cf70_0 .net *"_ivl_0", 0 0, L_0x562e903682c0;  1 drivers
v0x562e9032d050_0 .net "stage_w", 0 0, L_0x562e903684f0;  1 drivers
L_0x562e90368360 .concat [ 1 1 0 0], L_0x562e903684f0, L_0x562e903682c0;
S_0x562e9032c150 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e9032be50;
 .timescale -9 -12;
P_0x562e9032c350 .param/l "j" 0 8 34, +C4<00>;
v0x562e9032c960_0 .net *"_ivl_0", 0 0, L_0x562e90368630;  1 drivers
L_0x562e903686d0 .concat [ 1 1 0 0], L_0x562e90368630, L_0x7f421c2320a8;
S_0x562e9032c430 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9032c150;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032c610 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9032c740_0 .net "a", 1 0, L_0x562e903686d0;  1 drivers
v0x562e9032c840_0 .net "result", 0 0, L_0x562e903684f0;  alias, 1 drivers
L_0x562e903684f0 .delay 1 (3000,3000,3000) L_0x562e903684f0/d;
L_0x562e903684f0/d .reduce/and L_0x562e903686d0;
S_0x562e9032ca40 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e9032be50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032cc40 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000010>;
v0x562e9032cd50_0 .net "a", 1 0, L_0x562e90368360;  1 drivers
v0x562e9032ce50_0 .net "result", 0 0, L_0x562e90368180;  1 drivers
L_0x562e90368180 .delay 1 (2000,2000,2000) L_0x562e90368180/d;
L_0x562e90368180/d .reduce/or L_0x562e90368360;
S_0x562e9032d140 .scope generate, "genblk1[2]" "genblk1[2]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e9032d340 .param/l "i" 0 8 32, +C4<010>;
v0x562e9032ec00_0 .net *"_ivl_0", 0 0, L_0x562e903689a0;  1 drivers
v0x562e9032ece0_0 .net "stage_w", 1 0, L_0x562e90369370;  1 drivers
L_0x562e90368ad0 .concat [ 2 1 0 0], L_0x562e90369370, L_0x562e903689a0;
L_0x562e90369370 .concat8 [ 1 1 0 0], L_0x562e90368bc0, L_0x562e90368f20;
S_0x562e9032d400 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e9032d140;
 .timescale -9 -12;
P_0x562e9032d600 .param/l "j" 0 8 34, +C4<00>;
v0x562e9032dc10_0 .net *"_ivl_0", 1 0, L_0x562e90368d00;  1 drivers
L_0x562e90368e30 .concat [ 2 1 0 0], L_0x562e90368d00, L_0x7f421c2320a8;
S_0x562e9032d6e0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9032d400;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032d8c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e9032d9f0_0 .net "a", 2 0, L_0x562e90368e30;  1 drivers
v0x562e9032daf0_0 .net "result", 0 0, L_0x562e90368bc0;  1 drivers
L_0x562e90368bc0 .delay 1 (3000,3000,3000) L_0x562e90368bc0/d;
L_0x562e90368bc0/d .reduce/and L_0x562e90368e30;
S_0x562e9032dcf0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e9032d140;
 .timescale -9 -12;
P_0x562e9032df10 .param/l "j" 0 8 34, +C4<01>;
v0x562e9032e500_0 .net *"_ivl_0", 0 0, L_0x562e90369060;  1 drivers
v0x562e9032e5e0_0 .net *"_ivl_1", 0 0, L_0x562e90369100;  1 drivers
L_0x562e903691e0 .concat [ 1 1 0 0], L_0x562e90369100, L_0x562e90369060;
S_0x562e9032dfd0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9032dcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032e1b0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9032e2e0_0 .net "a", 1 0, L_0x562e903691e0;  1 drivers
v0x562e9032e3e0_0 .net "result", 0 0, L_0x562e90368f20;  1 drivers
L_0x562e90368f20 .delay 1 (3000,3000,3000) L_0x562e90368f20/d;
L_0x562e90368f20/d .reduce/and L_0x562e903691e0;
S_0x562e9032e6c0 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e9032d140;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032e8d0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x562e9032e9e0_0 .net "a", 2 0, L_0x562e90368ad0;  1 drivers
v0x562e9032eae0_0 .net "result", 0 0, L_0x562e90368860;  1 drivers
L_0x562e90368860 .delay 1 (2000,2000,2000) L_0x562e90368860/d;
L_0x562e90368860/d .reduce/or L_0x562e90368ad0;
S_0x562e9032edc0 .scope generate, "genblk1[3]" "genblk1[3]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e9032eff0 .param/l "i" 0 8 32, +C4<011>;
v0x562e90331280_0 .net *"_ivl_0", 0 0, L_0x562e90369640;  1 drivers
v0x562e90331360_0 .net "stage_w", 2 0, L_0x562e9036a470;  1 drivers
L_0x562e903696e0 .concat [ 3 1 0 0], L_0x562e9036a470, L_0x562e90369640;
L_0x562e9036a470 .concat8 [ 1 1 1 0], L_0x562e90369820, L_0x562e90369c20, L_0x562e90369ff0;
S_0x562e9032f0b0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e9032edc0;
 .timescale -9 -12;
P_0x562e9032f2b0 .param/l "j" 0 8 34, +C4<00>;
v0x562e9032f8c0_0 .net *"_ivl_0", 2 0, L_0x562e90369960;  1 drivers
L_0x562e90369a50 .concat [ 3 1 0 0], L_0x562e90369960, L_0x7f421c2320a8;
S_0x562e9032f390 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9032f0b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032f570 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x562e9032f6a0_0 .net "a", 3 0, L_0x562e90369a50;  1 drivers
v0x562e9032f7a0_0 .net "result", 0 0, L_0x562e90369820;  1 drivers
L_0x562e90369820 .delay 1 (3000,3000,3000) L_0x562e90369820/d;
L_0x562e90369820/d .reduce/and L_0x562e90369a50;
S_0x562e9032f9a0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e9032edc0;
 .timescale -9 -12;
P_0x562e9032fbc0 .param/l "j" 0 8 34, +C4<01>;
v0x562e903301b0_0 .net *"_ivl_0", 0 0, L_0x562e90369d10;  1 drivers
v0x562e90330290_0 .net *"_ivl_1", 1 0, L_0x562e90369db0;  1 drivers
L_0x562e90369eb0 .concat [ 2 1 0 0], L_0x562e90369db0, L_0x562e90369d10;
S_0x562e9032fc80 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9032f9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9032fe60 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e9032ff90_0 .net "a", 2 0, L_0x562e90369eb0;  1 drivers
v0x562e90330090_0 .net "result", 0 0, L_0x562e90369c20;  1 drivers
L_0x562e90369c20 .delay 1 (3000,3000,3000) L_0x562e90369c20/d;
L_0x562e90369c20/d .reduce/and L_0x562e90369eb0;
S_0x562e90330370 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x562e9032edc0;
 .timescale -9 -12;
P_0x562e903305a0 .param/l "j" 0 8 34, +C4<010>;
v0x562e90330b90_0 .net *"_ivl_0", 0 0, L_0x562e9036a130;  1 drivers
v0x562e90330c70_0 .net *"_ivl_1", 0 0, L_0x562e9036a1d0;  1 drivers
L_0x562e9036a2e0 .concat [ 1 1 0 0], L_0x562e9036a1d0, L_0x562e9036a130;
S_0x562e90330660 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90330370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90330840 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90330970_0 .net "a", 1 0, L_0x562e9036a2e0;  1 drivers
v0x562e90330a70_0 .net "result", 0 0, L_0x562e90369ff0;  1 drivers
L_0x562e90369ff0 .delay 1 (3000,3000,3000) L_0x562e90369ff0/d;
L_0x562e90369ff0/d .reduce/and L_0x562e9036a2e0;
S_0x562e90330d50 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e9032edc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90330f30 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000100>;
v0x562e90331060_0 .net "a", 3 0, L_0x562e903696e0;  1 drivers
v0x562e90331160_0 .net "result", 0 0, L_0x562e90369500;  1 drivers
L_0x562e90369500 .delay 1 (2000,2000,2000) L_0x562e90369500/d;
L_0x562e90369500/d .reduce/or L_0x562e903696e0;
S_0x562e90331440 .scope generate, "genblk1[4]" "genblk1[4]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e90331640 .param/l "i" 0 8 32, +C4<0100>;
v0x562e903342e0_0 .net *"_ivl_0", 0 0, L_0x562e9036a8a0;  1 drivers
v0x562e903343c0_0 .net "stage_w", 3 0, L_0x562e9036bb90;  1 drivers
L_0x562e9036a940 .concat [ 4 1 0 0], L_0x562e9036bb90, L_0x562e9036a8a0;
L_0x562e9036bb90 .concat8 [ 1 1 1 1], L_0x562e9036aa80, L_0x562e9036ae20, L_0x562e9036b2c0, L_0x562e9036b770;
S_0x562e90331720 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e90331440;
 .timescale -9 -12;
P_0x562e90331920 .param/l "j" 0 8 34, +C4<00>;
v0x562e90331f30_0 .net *"_ivl_0", 3 0, L_0x562e9036abc0;  1 drivers
L_0x562e9036ace0 .concat [ 4 1 0 0], L_0x562e9036abc0, L_0x7f421c2320a8;
S_0x562e90331a00 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90331720;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90331be0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x562e90331d10_0 .net "a", 4 0, L_0x562e9036ace0;  1 drivers
v0x562e90331e10_0 .net "result", 0 0, L_0x562e9036aa80;  1 drivers
L_0x562e9036aa80 .delay 1 (3000,3000,3000) L_0x562e9036aa80/d;
L_0x562e9036aa80/d .reduce/and L_0x562e9036ace0;
S_0x562e90332010 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e90331440;
 .timescale -9 -12;
P_0x562e90332230 .param/l "j" 0 8 34, +C4<01>;
v0x562e90332820_0 .net *"_ivl_0", 0 0, L_0x562e9036af60;  1 drivers
v0x562e90332900_0 .net *"_ivl_1", 2 0, L_0x562e9036b000;  1 drivers
L_0x562e9036b130 .concat [ 3 1 0 0], L_0x562e9036b000, L_0x562e9036af60;
S_0x562e903322f0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90332010;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903324d0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x562e90332600_0 .net "a", 3 0, L_0x562e9036b130;  1 drivers
v0x562e90332700_0 .net "result", 0 0, L_0x562e9036ae20;  1 drivers
L_0x562e9036ae20 .delay 1 (3000,3000,3000) L_0x562e9036ae20/d;
L_0x562e9036ae20/d .reduce/and L_0x562e9036b130;
S_0x562e903329e0 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x562e90331440;
 .timescale -9 -12;
P_0x562e90332c10 .param/l "j" 0 8 34, +C4<010>;
v0x562e90333200_0 .net *"_ivl_0", 0 0, L_0x562e9036b400;  1 drivers
v0x562e903332e0_0 .net *"_ivl_1", 1 0, L_0x562e9036b4a0;  1 drivers
L_0x562e9036b5e0 .concat [ 2 1 0 0], L_0x562e9036b4a0, L_0x562e9036b400;
S_0x562e90332cd0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e903329e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90332eb0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e90332fe0_0 .net "a", 2 0, L_0x562e9036b5e0;  1 drivers
v0x562e903330e0_0 .net "result", 0 0, L_0x562e9036b2c0;  1 drivers
L_0x562e9036b2c0 .delay 1 (3000,3000,3000) L_0x562e9036b2c0/d;
L_0x562e9036b2c0/d .reduce/and L_0x562e9036b5e0;
S_0x562e903333c0 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x562e90331440;
 .timescale -9 -12;
P_0x562e903335c0 .param/l "j" 0 8 34, +C4<011>;
v0x562e90333bd0_0 .net *"_ivl_0", 0 0, L_0x562e9036b8b0;  1 drivers
v0x562e90333cb0_0 .net *"_ivl_1", 0 0, L_0x562e9036b950;  1 drivers
L_0x562e9036b540 .concat [ 1 1 0 0], L_0x562e9036b950, L_0x562e9036b8b0;
S_0x562e903336a0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e903333c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90333880 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e903339b0_0 .net "a", 1 0, L_0x562e9036b540;  1 drivers
v0x562e90333ab0_0 .net "result", 0 0, L_0x562e9036b770;  1 drivers
L_0x562e9036b770 .delay 1 (3000,3000,3000) L_0x562e9036b770/d;
L_0x562e9036b770/d .reduce/and L_0x562e9036b540;
S_0x562e90333d90 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e90331440;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90333fc0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000101>;
v0x562e903340c0_0 .net "a", 4 0, L_0x562e9036a940;  1 drivers
v0x562e903341c0_0 .net "result", 0 0, L_0x562e9036a650;  1 drivers
L_0x562e9036a650 .delay 1 (2000,2000,2000) L_0x562e9036a650/d;
L_0x562e9036a650/d .reduce/or L_0x562e9036a940;
S_0x562e903344a0 .scope generate, "genblk1[5]" "genblk1[5]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e903346f0 .param/l "i" 0 8 32, +C4<0101>;
v0x562e90337d30_0 .net *"_ivl_0", 0 0, L_0x562e9036bf00;  1 drivers
v0x562e90337e10_0 .net "stage_w", 4 0, L_0x562e9036dcc0;  1 drivers
L_0x562e9036bfa0 .concat [ 5 1 0 0], L_0x562e9036dcc0, L_0x562e9036bf00;
LS_0x562e9036dcc0_0_0 .concat8 [ 1 1 1 1], L_0x562e9036c0e0, L_0x562e9036c4c0, L_0x562e9036c9a0, L_0x562e9036ce90;
LS_0x562e9036dcc0_0_4 .concat8 [ 1 0 0 0], L_0x562e9036d7b0;
L_0x562e9036dcc0 .concat8 [ 4 1 0 0], LS_0x562e9036dcc0_0_0, LS_0x562e9036dcc0_0_4;
S_0x562e903347d0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e903344a0;
 .timescale -9 -12;
P_0x562e903349d0 .param/l "j" 0 8 34, +C4<00>;
v0x562e90334fb0_0 .net *"_ivl_0", 4 0, L_0x562e9036c220;  1 drivers
L_0x562e9036c380 .concat [ 5 1 0 0], L_0x562e9036c220, L_0x7f421c2320a8;
S_0x562e90334ab0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e903347d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90334c90 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x562e90334d90_0 .net "a", 5 0, L_0x562e9036c380;  1 drivers
v0x562e90334e90_0 .net "result", 0 0, L_0x562e9036c0e0;  1 drivers
L_0x562e9036c0e0 .delay 1 (3000,3000,3000) L_0x562e9036c0e0/d;
L_0x562e9036c0e0/d .reduce/and L_0x562e9036c380;
S_0x562e90335090 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e903344a0;
 .timescale -9 -12;
P_0x562e903352b0 .param/l "j" 0 8 34, +C4<01>;
v0x562e903358a0_0 .net *"_ivl_0", 0 0, L_0x562e9036c600;  1 drivers
v0x562e90335980_0 .net *"_ivl_1", 3 0, L_0x562e9036c6a0;  1 drivers
L_0x562e9036c810 .concat [ 4 1 0 0], L_0x562e9036c6a0, L_0x562e9036c600;
S_0x562e90335370 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90335090;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90335550 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x562e90335680_0 .net "a", 4 0, L_0x562e9036c810;  1 drivers
v0x562e90335780_0 .net "result", 0 0, L_0x562e9036c4c0;  1 drivers
L_0x562e9036c4c0 .delay 1 (3000,3000,3000) L_0x562e9036c4c0/d;
L_0x562e9036c4c0/d .reduce/and L_0x562e9036c810;
S_0x562e90335a60 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x562e903344a0;
 .timescale -9 -12;
P_0x562e90335c90 .param/l "j" 0 8 34, +C4<010>;
v0x562e90336280_0 .net *"_ivl_0", 0 0, L_0x562e9036cae0;  1 drivers
v0x562e90336360_0 .net *"_ivl_1", 2 0, L_0x562e9036cb80;  1 drivers
L_0x562e9036cd00 .concat [ 3 1 0 0], L_0x562e9036cb80, L_0x562e9036cae0;
S_0x562e90335d50 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90335a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90335f30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x562e90336060_0 .net "a", 3 0, L_0x562e9036cd00;  1 drivers
v0x562e90336160_0 .net "result", 0 0, L_0x562e9036c9a0;  1 drivers
L_0x562e9036c9a0 .delay 1 (3000,3000,3000) L_0x562e9036c9a0/d;
L_0x562e9036c9a0/d .reduce/and L_0x562e9036cd00;
S_0x562e90336440 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x562e903344a0;
 .timescale -9 -12;
P_0x562e90336640 .param/l "j" 0 8 34, +C4<011>;
v0x562e90336c50_0 .net *"_ivl_0", 0 0, L_0x562e9036cfd0;  1 drivers
v0x562e90336d30_0 .net *"_ivl_1", 1 0, L_0x562e9036d280;  1 drivers
L_0x562e9036d620 .concat [ 2 1 0 0], L_0x562e9036d280, L_0x562e9036cfd0;
S_0x562e90336720 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90336440;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90336900 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e90336a30_0 .net "a", 2 0, L_0x562e9036d620;  1 drivers
v0x562e90336b30_0 .net "result", 0 0, L_0x562e9036ce90;  1 drivers
L_0x562e9036ce90 .delay 1 (3000,3000,3000) L_0x562e9036ce90/d;
L_0x562e9036ce90/d .reduce/and L_0x562e9036d620;
S_0x562e90336e10 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x562e903344a0;
 .timescale -9 -12;
P_0x562e90337060 .param/l "j" 0 8 34, +C4<0100>;
v0x562e90337640_0 .net *"_ivl_0", 0 0, L_0x562e9036d8f0;  1 drivers
v0x562e90337720_0 .net *"_ivl_1", 0 0, L_0x562e9036d990;  1 drivers
L_0x562e9036db30 .concat [ 1 1 0 0], L_0x562e9036d990, L_0x562e9036d8f0;
S_0x562e90337140 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90336e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90337320 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90337420_0 .net "a", 1 0, L_0x562e9036db30;  1 drivers
v0x562e90337520_0 .net "result", 0 0, L_0x562e9036d7b0;  1 drivers
L_0x562e9036d7b0 .delay 1 (3000,3000,3000) L_0x562e9036d7b0/d;
L_0x562e9036d7b0/d .reduce/and L_0x562e9036db30;
S_0x562e90337800 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e903344a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903379e0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000110>;
v0x562e90337b10_0 .net "a", 5 0, L_0x562e9036bfa0;  1 drivers
v0x562e90337c10_0 .net "result", 0 0, L_0x562e9036bdc0;  1 drivers
L_0x562e9036bdc0 .delay 1 (2000,2000,2000) L_0x562e9036bdc0/d;
L_0x562e9036bdc0/d .reduce/or L_0x562e9036bfa0;
S_0x562e90337ef0 .scope generate, "genblk1[6]" "genblk1[6]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e903380f0 .param/l "i" 0 8 32, +C4<0110>;
v0x562e9033c130_0 .net *"_ivl_0", 0 0, L_0x562e9036e080;  1 drivers
v0x562e9033c210_0 .net "stage_w", 5 0, L_0x562e90370030;  1 drivers
L_0x562e9036e120 .concat [ 6 1 0 0], L_0x562e90370030, L_0x562e9036e080;
LS_0x562e90370030_0_0 .concat8 [ 1 1 1 1], L_0x562e9036e260, L_0x562e9036e690, L_0x562e9036ebc0, L_0x562e9036f010;
LS_0x562e90370030_0_4 .concat8 [ 1 1 0 0], L_0x562e9036f560, L_0x562e9036fac0;
L_0x562e90370030 .concat8 [ 4 2 0 0], LS_0x562e90370030_0_0, LS_0x562e90370030_0_4;
S_0x562e903381d0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e90337ef0;
 .timescale -9 -12;
P_0x562e903383d0 .param/l "j" 0 8 34, +C4<00>;
v0x562e903389e0_0 .net *"_ivl_0", 5 0, L_0x562e9036e3a0;  1 drivers
L_0x562e9036e550 .concat [ 6 1 0 0], L_0x562e9036e3a0, L_0x7f421c2320a8;
S_0x562e903384b0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e903381d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90338690 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000111>;
v0x562e903387c0_0 .net "a", 6 0, L_0x562e9036e550;  1 drivers
v0x562e903388c0_0 .net "result", 0 0, L_0x562e9036e260;  1 drivers
L_0x562e9036e260 .delay 1 (3000,3000,3000) L_0x562e9036e260/d;
L_0x562e9036e260/d .reduce/and L_0x562e9036e550;
S_0x562e90338ac0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e90337ef0;
 .timescale -9 -12;
P_0x562e90338ce0 .param/l "j" 0 8 34, +C4<01>;
v0x562e903392d0_0 .net *"_ivl_0", 0 0, L_0x562e9036e7d0;  1 drivers
v0x562e903393b0_0 .net *"_ivl_1", 4 0, L_0x562e9036e870;  1 drivers
L_0x562e9036ea30 .concat [ 5 1 0 0], L_0x562e9036e870, L_0x562e9036e7d0;
S_0x562e90338da0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90338ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90338f80 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x562e903390b0_0 .net "a", 5 0, L_0x562e9036ea30;  1 drivers
v0x562e903391b0_0 .net "result", 0 0, L_0x562e9036e690;  1 drivers
L_0x562e9036e690 .delay 1 (3000,3000,3000) L_0x562e9036e690/d;
L_0x562e9036e690/d .reduce/and L_0x562e9036ea30;
S_0x562e90339490 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x562e90337ef0;
 .timescale -9 -12;
P_0x562e903396c0 .param/l "j" 0 8 34, +C4<010>;
v0x562e90339cb0_0 .net *"_ivl_0", 0 0, L_0x562e9036ed00;  1 drivers
v0x562e90339d90_0 .net *"_ivl_1", 3 0, L_0x562e9036eda0;  1 drivers
L_0x562e9036e910 .concat [ 4 1 0 0], L_0x562e9036eda0, L_0x562e9036ed00;
S_0x562e90339780 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90339490;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90339960 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x562e90339a90_0 .net "a", 4 0, L_0x562e9036e910;  1 drivers
v0x562e90339b90_0 .net "result", 0 0, L_0x562e9036ebc0;  1 drivers
L_0x562e9036ebc0 .delay 1 (3000,3000,3000) L_0x562e9036ebc0/d;
L_0x562e9036ebc0/d .reduce/and L_0x562e9036e910;
S_0x562e90339e70 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x562e90337ef0;
 .timescale -9 -12;
P_0x562e9033a070 .param/l "j" 0 8 34, +C4<011>;
v0x562e9033a680_0 .net *"_ivl_0", 0 0, L_0x562e9036f150;  1 drivers
v0x562e9033a760_0 .net *"_ivl_1", 2 0, L_0x562e9036f1f0;  1 drivers
L_0x562e9036f3d0 .concat [ 3 1 0 0], L_0x562e9036f1f0, L_0x562e9036f150;
S_0x562e9033a150 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90339e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033a330 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x562e9033a460_0 .net "a", 3 0, L_0x562e9036f3d0;  1 drivers
v0x562e9033a560_0 .net "result", 0 0, L_0x562e9036f010;  1 drivers
L_0x562e9036f010 .delay 1 (3000,3000,3000) L_0x562e9036f010/d;
L_0x562e9036f010/d .reduce/and L_0x562e9036f3d0;
S_0x562e9033a840 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x562e90337ef0;
 .timescale -9 -12;
P_0x562e9033aa90 .param/l "j" 0 8 34, +C4<0100>;
v0x562e9033b070_0 .net *"_ivl_0", 0 0, L_0x562e9036f6a0;  1 drivers
v0x562e9033b150_0 .net *"_ivl_1", 1 0, L_0x562e9036f740;  1 drivers
L_0x562e9036f930 .concat [ 2 1 0 0], L_0x562e9036f740, L_0x562e9036f6a0;
S_0x562e9033ab70 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033a840;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033ad50 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e9033ae50_0 .net "a", 2 0, L_0x562e9036f930;  1 drivers
v0x562e9033af50_0 .net "result", 0 0, L_0x562e9036f560;  1 drivers
L_0x562e9036f560 .delay 1 (3000,3000,3000) L_0x562e9036f560/d;
L_0x562e9036f560/d .reduce/and L_0x562e9036f930;
S_0x562e9033b230 .scope generate, "genblk2[5]" "genblk2[5]" 8 34, 8 34 0, S_0x562e90337ef0;
 .timescale -9 -12;
P_0x562e9033b430 .param/l "j" 0 8 34, +C4<0101>;
v0x562e9033ba40_0 .net *"_ivl_0", 0 0, L_0x562e9036fc00;  1 drivers
v0x562e9033bb20_0 .net *"_ivl_1", 0 0, L_0x562e9036fca0;  1 drivers
L_0x562e9036fea0 .concat [ 1 1 0 0], L_0x562e9036fca0, L_0x562e9036fc00;
S_0x562e9033b510 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033b230;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033b6f0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9033b820_0 .net "a", 1 0, L_0x562e9036fea0;  1 drivers
v0x562e9033b920_0 .net "result", 0 0, L_0x562e9036fac0;  1 drivers
L_0x562e9036fac0 .delay 1 (3000,3000,3000) L_0x562e9036fac0/d;
L_0x562e9036fac0/d .reduce/and L_0x562e9036fea0;
S_0x562e9033bc00 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e90337ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033bde0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000111>;
v0x562e9033bf10_0 .net "a", 6 0, L_0x562e9036e120;  1 drivers
v0x562e9033c010_0 .net "result", 0 0, L_0x562e9036df40;  1 drivers
L_0x562e9036df40 .delay 1 (2000,2000,2000) L_0x562e9036df40/d;
L_0x562e9036df40/d .reduce/or L_0x562e9036e120;
S_0x562e9033c2f0 .scope generate, "genblk1[7]" "genblk1[7]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e9033c4f0 .param/l "i" 0 8 32, +C4<0111>;
v0x562e90340f00_0 .net *"_ivl_0", 0 0, L_0x562e90370440;  1 drivers
v0x562e90340fe0_0 .net "stage_w", 6 0, L_0x562e90372d00;  1 drivers
L_0x562e903704e0 .concat [ 7 1 0 0], L_0x562e90372d00, L_0x562e90370440;
LS_0x562e90372d00_0_0 .concat8 [ 1 1 1 1], L_0x562e90370620, L_0x562e90370ab0, L_0x562e90371040, L_0x562e903715e0;
LS_0x562e90372d00_0_4 .concat8 [ 1 1 1 0], L_0x562e90371b90, L_0x562e90372150, L_0x562e90372720;
L_0x562e90372d00 .concat8 [ 4 3 0 0], LS_0x562e90372d00_0_0, LS_0x562e90372d00_0_4;
S_0x562e9033c5d0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e9033c7d0 .param/l "j" 0 8 34, +C4<00>;
v0x562e9033cde0_0 .net *"_ivl_0", 6 0, L_0x562e90370760;  1 drivers
L_0x562e90370970 .concat [ 7 1 0 0], L_0x562e90370760, L_0x7f421c2320a8;
S_0x562e9033c8b0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033ca90 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000001000>;
v0x562e9033cbc0_0 .net "a", 7 0, L_0x562e90370970;  1 drivers
v0x562e9033ccc0_0 .net "result", 0 0, L_0x562e90370620;  1 drivers
L_0x562e90370620 .delay 1 (3000,3000,3000) L_0x562e90370620/d;
L_0x562e90370620/d .reduce/and L_0x562e90370970;
S_0x562e9033cec0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e9033d0e0 .param/l "j" 0 8 34, +C4<01>;
v0x562e9033d6d0_0 .net *"_ivl_0", 0 0, L_0x562e90370bf0;  1 drivers
v0x562e9033d7b0_0 .net *"_ivl_1", 5 0, L_0x562e90370c90;  1 drivers
L_0x562e90370eb0 .concat [ 6 1 0 0], L_0x562e90370c90, L_0x562e90370bf0;
S_0x562e9033d1a0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033d380 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000111>;
v0x562e9033d4b0_0 .net "a", 6 0, L_0x562e90370eb0;  1 drivers
v0x562e9033d5b0_0 .net "result", 0 0, L_0x562e90370ab0;  1 drivers
L_0x562e90370ab0 .delay 1 (3000,3000,3000) L_0x562e90370ab0/d;
L_0x562e90370ab0/d .reduce/and L_0x562e90370eb0;
S_0x562e9033d890 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e9033dac0 .param/l "j" 0 8 34, +C4<010>;
v0x562e9033e0b0_0 .net *"_ivl_0", 0 0, L_0x562e90371180;  1 drivers
v0x562e9033e190_0 .net *"_ivl_1", 4 0, L_0x562e90371220;  1 drivers
L_0x562e90371450 .concat [ 5 1 0 0], L_0x562e90371220, L_0x562e90371180;
S_0x562e9033db80 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033d890;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033dd60 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x562e9033de90_0 .net "a", 5 0, L_0x562e90371450;  1 drivers
v0x562e9033df90_0 .net "result", 0 0, L_0x562e90371040;  1 drivers
L_0x562e90371040 .delay 1 (3000,3000,3000) L_0x562e90371040/d;
L_0x562e90371040/d .reduce/and L_0x562e90371450;
S_0x562e9033e270 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e9033e470 .param/l "j" 0 8 34, +C4<011>;
v0x562e9033ea80_0 .net *"_ivl_0", 0 0, L_0x562e90371720;  1 drivers
v0x562e9033eb60_0 .net *"_ivl_1", 3 0, L_0x562e903717c0;  1 drivers
L_0x562e90371a00 .concat [ 4 1 0 0], L_0x562e903717c0, L_0x562e90371720;
S_0x562e9033e550 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033e270;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033e730 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x562e9033e860_0 .net "a", 4 0, L_0x562e90371a00;  1 drivers
v0x562e9033e960_0 .net "result", 0 0, L_0x562e903715e0;  1 drivers
L_0x562e903715e0 .delay 1 (3000,3000,3000) L_0x562e903715e0/d;
L_0x562e903715e0/d .reduce/and L_0x562e90371a00;
S_0x562e9033ec40 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e9033ee90 .param/l "j" 0 8 34, +C4<0100>;
v0x562e9033f470_0 .net *"_ivl_0", 0 0, L_0x562e90371cd0;  1 drivers
v0x562e9033f550_0 .net *"_ivl_1", 2 0, L_0x562e90371d70;  1 drivers
L_0x562e90371fc0 .concat [ 3 1 0 0], L_0x562e90371d70, L_0x562e90371cd0;
S_0x562e9033ef70 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033ec40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033f150 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x562e9033f250_0 .net "a", 3 0, L_0x562e90371fc0;  1 drivers
v0x562e9033f350_0 .net "result", 0 0, L_0x562e90371b90;  1 drivers
L_0x562e90371b90 .delay 1 (3000,3000,3000) L_0x562e90371b90/d;
L_0x562e90371b90/d .reduce/and L_0x562e90371fc0;
S_0x562e9033f630 .scope generate, "genblk2[5]" "genblk2[5]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e9033f830 .param/l "j" 0 8 34, +C4<0101>;
v0x562e9033fe40_0 .net *"_ivl_0", 0 0, L_0x562e90372290;  1 drivers
v0x562e9033ff20_0 .net *"_ivl_1", 1 0, L_0x562e90372330;  1 drivers
L_0x562e90372590 .concat [ 2 1 0 0], L_0x562e90372330, L_0x562e90372290;
S_0x562e9033f910 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e9033f630;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9033faf0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e9033fc20_0 .net "a", 2 0, L_0x562e90372590;  1 drivers
v0x562e9033fd20_0 .net "result", 0 0, L_0x562e90372150;  1 drivers
L_0x562e90372150 .delay 1 (3000,3000,3000) L_0x562e90372150/d;
L_0x562e90372150/d .reduce/and L_0x562e90372590;
S_0x562e90340000 .scope generate, "genblk2[6]" "genblk2[6]" 8 34, 8 34 0, S_0x562e9033c2f0;
 .timescale -9 -12;
P_0x562e90340200 .param/l "j" 0 8 34, +C4<0110>;
v0x562e90340810_0 .net *"_ivl_0", 0 0, L_0x562e90372860;  1 drivers
v0x562e903408f0_0 .net *"_ivl_1", 0 0, L_0x562e90372900;  1 drivers
L_0x562e90372b70 .concat [ 1 1 0 0], L_0x562e90372900, L_0x562e90372860;
S_0x562e903402e0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90340000;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903404c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e903405f0_0 .net "a", 1 0, L_0x562e90372b70;  1 drivers
v0x562e903406f0_0 .net "result", 0 0, L_0x562e90372720;  1 drivers
L_0x562e90372720 .delay 1 (3000,3000,3000) L_0x562e90372720/d;
L_0x562e90372720/d .reduce/and L_0x562e90372b70;
S_0x562e903409d0 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e9033c2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90340bb0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000001000>;
v0x562e90340ce0_0 .net "a", 7 0, L_0x562e903704e0;  1 drivers
v0x562e90340de0_0 .net "result", 0 0, L_0x562e90370300;  1 drivers
L_0x562e90370300 .delay 1 (2000,2000,2000) L_0x562e90370300/d;
L_0x562e90370300/d .reduce/or L_0x562e903704e0;
S_0x562e903410c0 .scope generate, "genblk1[8]" "genblk1[8]" 8 32, 8 32 0, S_0x562e9032bad0;
 .timescale -9 -12;
P_0x562e903412c0 .param/l "i" 0 8 32, +C4<01000>;
v0x562e903465e0_0 .net *"_ivl_0", 0 0, L_0x562e903731b0;  1 drivers
v0x562e903466c0_0 .net "stage_w", 7 0, L_0x562e903768c0;  1 drivers
L_0x562e90373250 .concat [ 8 1 0 0], L_0x562e903768c0, L_0x562e903731b0;
LS_0x562e903768c0_0_0 .concat8 [ 1 1 1 1], L_0x562e90373390, L_0x562e903735c0, L_0x562e903743d0, L_0x562e903749d0;
LS_0x562e903768c0_0_4 .concat8 [ 1 1 1 1], L_0x562e90374fe0, L_0x562e90375600, L_0x562e90375c30, L_0x562e90376270;
L_0x562e903768c0 .concat8 [ 4 4 0 0], LS_0x562e903768c0_0_0, LS_0x562e903768c0_0_4;
S_0x562e903413a0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e903415a0 .param/l "j" 0 8 34, +C4<00>;
L_0x562e903734d0 .concat [ 8 1 0 0], L_0x562e90367e70, L_0x7f421c2320a8;
S_0x562e90341680 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e903413a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90341860 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000001001>;
v0x562e90341990_0 .net "a", 8 0, L_0x562e903734d0;  1 drivers
v0x562e90341a90_0 .net "result", 0 0, L_0x562e90373390;  1 drivers
L_0x562e90373390 .delay 1 (3000,3000,3000) L_0x562e90373390/d;
L_0x562e90373390/d .reduce/and L_0x562e903734d0;
S_0x562e90341bb0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e90341db0 .param/l "j" 0 8 34, +C4<01>;
v0x562e903423a0_0 .net *"_ivl_0", 0 0, L_0x562e90373700;  1 drivers
v0x562e90342480_0 .net *"_ivl_1", 6 0, L_0x562e90373d90;  1 drivers
L_0x562e90374240 .concat [ 7 1 0 0], L_0x562e90373d90, L_0x562e90373700;
S_0x562e90341e70 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90341bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90342050 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000001000>;
v0x562e90342180_0 .net "a", 7 0, L_0x562e90374240;  1 drivers
v0x562e90342280_0 .net "result", 0 0, L_0x562e903735c0;  1 drivers
L_0x562e903735c0 .delay 1 (3000,3000,3000) L_0x562e903735c0/d;
L_0x562e903735c0/d .reduce/and L_0x562e90374240;
S_0x562e90342560 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e90342790 .param/l "j" 0 8 34, +C4<010>;
v0x562e90342d80_0 .net *"_ivl_0", 0 0, L_0x562e90374510;  1 drivers
v0x562e90342e60_0 .net *"_ivl_1", 5 0, L_0x562e903747a0;  1 drivers
L_0x562e90374840 .concat [ 6 1 0 0], L_0x562e903747a0, L_0x562e90374510;
S_0x562e90342850 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90342560;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90342a30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000111>;
v0x562e90342b60_0 .net "a", 6 0, L_0x562e90374840;  1 drivers
v0x562e90342c60_0 .net "result", 0 0, L_0x562e903743d0;  1 drivers
L_0x562e903743d0 .delay 1 (3000,3000,3000) L_0x562e903743d0/d;
L_0x562e903743d0/d .reduce/and L_0x562e90374840;
S_0x562e90342f40 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e90343140 .param/l "j" 0 8 34, +C4<011>;
v0x562e90343750_0 .net *"_ivl_0", 0 0, L_0x562e90374b10;  1 drivers
v0x562e90343830_0 .net *"_ivl_1", 4 0, L_0x562e90374db0;  1 drivers
L_0x562e90374e50 .concat [ 5 1 0 0], L_0x562e90374db0, L_0x562e90374b10;
S_0x562e90343220 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90342f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90343400 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x562e90343530_0 .net "a", 5 0, L_0x562e90374e50;  1 drivers
v0x562e90343630_0 .net "result", 0 0, L_0x562e903749d0;  1 drivers
L_0x562e903749d0 .delay 1 (3000,3000,3000) L_0x562e903749d0/d;
L_0x562e903749d0/d .reduce/and L_0x562e90374e50;
S_0x562e90343910 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e90343b60 .param/l "j" 0 8 34, +C4<0100>;
v0x562e90344140_0 .net *"_ivl_0", 0 0, L_0x562e90375120;  1 drivers
v0x562e90344220_0 .net *"_ivl_1", 3 0, L_0x562e903753d0;  1 drivers
L_0x562e90375470 .concat [ 4 1 0 0], L_0x562e903753d0, L_0x562e90375120;
S_0x562e90343c40 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90343910;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90343e20 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x562e90343f20_0 .net "a", 4 0, L_0x562e90375470;  1 drivers
v0x562e90344020_0 .net "result", 0 0, L_0x562e90374fe0;  1 drivers
L_0x562e90374fe0 .delay 1 (3000,3000,3000) L_0x562e90374fe0/d;
L_0x562e90374fe0/d .reduce/and L_0x562e90375470;
S_0x562e90344300 .scope generate, "genblk2[5]" "genblk2[5]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e90344500 .param/l "j" 0 8 34, +C4<0101>;
v0x562e90344b10_0 .net *"_ivl_0", 0 0, L_0x562e90375740;  1 drivers
v0x562e90344bf0_0 .net *"_ivl_1", 2 0, L_0x562e90375a00;  1 drivers
L_0x562e90375aa0 .concat [ 3 1 0 0], L_0x562e90375a00, L_0x562e90375740;
S_0x562e903445e0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90344300;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903447c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x562e903448f0_0 .net "a", 3 0, L_0x562e90375aa0;  1 drivers
v0x562e903449f0_0 .net "result", 0 0, L_0x562e90375600;  1 drivers
L_0x562e90375600 .delay 1 (3000,3000,3000) L_0x562e90375600/d;
L_0x562e90375600/d .reduce/and L_0x562e90375aa0;
S_0x562e90344cd0 .scope generate, "genblk2[6]" "genblk2[6]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e90344ed0 .param/l "j" 0 8 34, +C4<0110>;
v0x562e903454e0_0 .net *"_ivl_0", 0 0, L_0x562e90375d70;  1 drivers
v0x562e903455c0_0 .net *"_ivl_1", 1 0, L_0x562e90376040;  1 drivers
L_0x562e903760e0 .concat [ 2 1 0 0], L_0x562e90376040, L_0x562e90375d70;
S_0x562e90344fb0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e90344cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90345190 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x562e903452c0_0 .net "a", 2 0, L_0x562e903760e0;  1 drivers
v0x562e903453c0_0 .net "result", 0 0, L_0x562e90375c30;  1 drivers
L_0x562e90375c30 .delay 1 (3000,3000,3000) L_0x562e90375c30/d;
L_0x562e90375c30/d .reduce/and L_0x562e903760e0;
S_0x562e903456a0 .scope generate, "genblk2[7]" "genblk2[7]" 8 34, 8 34 0, S_0x562e903410c0;
 .timescale -9 -12;
P_0x562e903458a0 .param/l "j" 0 8 34, +C4<0111>;
v0x562e90345eb0_0 .net *"_ivl_0", 0 0, L_0x562e903763b0;  1 drivers
v0x562e90345f90_0 .net *"_ivl_1", 0 0, L_0x562e90376690;  1 drivers
L_0x562e90376730 .concat [ 1 1 0 0], L_0x562e90376690, L_0x562e903763b0;
S_0x562e90345980 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x562e903456a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90345b60 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90345c90_0 .net "a", 1 0, L_0x562e90376730;  1 drivers
v0x562e90345d90_0 .net "result", 0 0, L_0x562e90376270;  1 drivers
L_0x562e90376270 .delay 1 (3000,3000,3000) L_0x562e90376270/d;
L_0x562e90376270/d .reduce/and L_0x562e90376730;
S_0x562e90346070 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x562e903410c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90343b10 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000001001>;
v0x562e903463c0_0 .net "a", 8 0, L_0x562e90373250;  1 drivers
v0x562e903464c0_0 .net "result", 0 0, L_0x562e90373070;  1 drivers
L_0x562e90373070 .delay 1 (2000,2000,2000) L_0x562e90373070/d;
L_0x562e90373070/d .reduce/or L_0x562e90373250;
S_0x562e90346dc0 .scope generate, "genblk1[0]" "genblk1[0]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e90346fe0 .param/l "i" 0 7 50, +C4<00>;
S_0x562e903470a0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e90346dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e90348b00_0 .net "a", 0 0, L_0x562e90362900;  1 drivers
v0x562e90348bd0_0 .net "b", 0 0, L_0x562e903629a0;  1 drivers
v0x562e90348ca0_0 .net "c_in", 0 0, L_0x562e90362a40;  1 drivers
v0x562e90348d70_0 .var "g", 0 0;
v0x562e90348e10_0 .net "g_w", 0 0, v0x562e90348240_0;  1 drivers
v0x562e90348f00_0 .var "p", 0 0;
v0x562e90348fa0_0 .net "p_w", 0 0, v0x562e903483e0_0;  1 drivers
v0x562e90349070_0 .var "s", 0 0;
v0x562e90349110_0 .net "s_w", 0 0, L_0x562e90362630;  1 drivers
E_0x562e90347360 .event edge, v0x562e90348240_0, v0x562e903483e0_0, v0x562e903489e0_0;
L_0x562e903627c0 .concat [ 1 1 0 0], L_0x562e90362a40, v0x562e903483e0_0;
S_0x562e903473e0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e903470a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e903480c0_0 .net "a", 0 0, L_0x562e90362900;  alias, 1 drivers
v0x562e90348180_0 .net "b", 0 0, L_0x562e903629a0;  alias, 1 drivers
v0x562e90348240_0 .var "c_out", 0 0;
v0x562e90348310_0 .net "c_out_w", 0 0, L_0x562e90361f80;  1 drivers
v0x562e903483e0_0 .var "s", 0 0;
v0x562e903484d0_0 .net "s_w", 0 0, L_0x562e903623b0;  1 drivers
E_0x562e903475e0 .event edge, v0x562e90347a90_0, v0x562e90347fa0_0;
L_0x562e90362220 .concat [ 1 1 0 0], L_0x562e903629a0, L_0x562e90362900;
L_0x562e90362540 .concat [ 1 1 0 0], L_0x562e903629a0, L_0x562e90362900;
S_0x562e90347660 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e903473e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90347860 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90347990_0 .net "a", 1 0, L_0x562e90362220;  1 drivers
v0x562e90347a90_0 .net "result", 0 0, L_0x562e90361f80;  alias, 1 drivers
L_0x562e90361f80 .delay 1 (3000,3000,3000) L_0x562e90361f80/d;
L_0x562e90361f80/d .reduce/and L_0x562e90362220;
S_0x562e90347bb0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e903473e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90347d90 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90347ea0_0 .net "a", 1 0, L_0x562e90362540;  1 drivers
v0x562e90347fa0_0 .net "result", 0 0, L_0x562e903623b0;  alias, 1 drivers
L_0x562e903623b0 .delay 1 (2000,2000,2000) L_0x562e903623b0/d;
L_0x562e903623b0/d .reduce/xor L_0x562e90362540;
S_0x562e90348600 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e903470a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90348800 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e903488e0_0 .net "a", 1 0, L_0x562e903627c0;  1 drivers
v0x562e903489e0_0 .net "result", 0 0, L_0x562e90362630;  alias, 1 drivers
L_0x562e90362630 .delay 1 (2000,2000,2000) L_0x562e90362630/d;
L_0x562e90362630/d .reduce/xor L_0x562e903627c0;
S_0x562e903492a0 .scope generate, "genblk1[1]" "genblk1[1]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e90349480 .param/l "i" 0 7 50, +C4<01>;
S_0x562e90349540 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e903492a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e9034b090_0 .net "a", 0 0, L_0x562e90363350;  1 drivers
v0x562e9034b160_0 .net "b", 0 0, L_0x562e903633f0;  1 drivers
v0x562e9034b230_0 .net "c_in", 0 0, L_0x562e90363490;  1 drivers
v0x562e9034b300_0 .var "g", 0 0;
v0x562e9034b3a0_0 .net "g_w", 0 0, v0x562e9034a7d0_0;  1 drivers
v0x562e9034b490_0 .var "p", 0 0;
v0x562e9034b530_0 .net "p_w", 0 0, v0x562e9034a970_0;  1 drivers
v0x562e9034b600_0 .var "s", 0 0;
v0x562e9034b6a0_0 .net "s_w", 0 0, L_0x562e90363080;  1 drivers
E_0x562e903497c0 .event edge, v0x562e9034a7d0_0, v0x562e9034a970_0, v0x562e9034af70_0;
L_0x562e90363210 .concat [ 1 1 0 0], L_0x562e90363490, v0x562e9034a970_0;
S_0x562e90349840 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e90349540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e9034a650_0 .net "a", 0 0, L_0x562e90363350;  alias, 1 drivers
v0x562e9034a710_0 .net "b", 0 0, L_0x562e903633f0;  alias, 1 drivers
v0x562e9034a7d0_0 .var "c_out", 0 0;
v0x562e9034a8a0_0 .net "c_out_w", 0 0, L_0x562e90362ae0;  1 drivers
v0x562e9034a970_0 .var "s", 0 0;
v0x562e9034aa60_0 .net "s_w", 0 0, L_0x562e90362e00;  1 drivers
E_0x562e90349ae0 .event edge, v0x562e9034a020_0, v0x562e9034a530_0;
L_0x562e90362c70 .concat [ 1 1 0 0], L_0x562e903633f0, L_0x562e90363350;
L_0x562e90362f90 .concat [ 1 1 0 0], L_0x562e903633f0, L_0x562e90363350;
S_0x562e90349b60 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e90349840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90349d60 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90349f20_0 .net "a", 1 0, L_0x562e90362c70;  1 drivers
v0x562e9034a020_0 .net "result", 0 0, L_0x562e90362ae0;  alias, 1 drivers
L_0x562e90362ae0 .delay 1 (3000,3000,3000) L_0x562e90362ae0/d;
L_0x562e90362ae0/d .reduce/and L_0x562e90362c70;
S_0x562e9034a140 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e90349840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034a320 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e9034a430_0 .net "a", 1 0, L_0x562e90362f90;  1 drivers
v0x562e9034a530_0 .net "result", 0 0, L_0x562e90362e00;  alias, 1 drivers
L_0x562e90362e00 .delay 1 (2000,2000,2000) L_0x562e90362e00/d;
L_0x562e90362e00/d .reduce/xor L_0x562e90362f90;
S_0x562e9034ab90 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e90349540;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034ad90 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e9034ae70_0 .net "a", 1 0, L_0x562e90363210;  1 drivers
v0x562e9034af70_0 .net "result", 0 0, L_0x562e90363080;  alias, 1 drivers
L_0x562e90363080 .delay 1 (2000,2000,2000) L_0x562e90363080/d;
L_0x562e90363080/d .reduce/xor L_0x562e90363210;
S_0x562e9034b830 .scope generate, "genblk1[2]" "genblk1[2]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e9034b9e0 .param/l "i" 0 7 50, +C4<010>;
S_0x562e9034bac0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e9034b830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e9034d610_0 .net "a", 0 0, L_0x562e90363d90;  1 drivers
v0x562e9034d6e0_0 .net "b", 0 0, L_0x562e90363ec0;  1 drivers
v0x562e9034d7b0_0 .net "c_in", 0 0, L_0x562e90364040;  1 drivers
v0x562e9034d880_0 .var "g", 0 0;
v0x562e9034d920_0 .net "g_w", 0 0, v0x562e9034cd50_0;  1 drivers
v0x562e9034da10_0 .var "p", 0 0;
v0x562e9034dab0_0 .net "p_w", 0 0, v0x562e9034cef0_0;  1 drivers
v0x562e9034db80_0 .var "s", 0 0;
v0x562e9034dc20_0 .net "s_w", 0 0, L_0x562e90363ac0;  1 drivers
E_0x562e9034bd40 .event edge, v0x562e9034cd50_0, v0x562e9034cef0_0, v0x562e9034d4f0_0;
L_0x562e90363c50 .concat [ 1 1 0 0], L_0x562e90364040, v0x562e9034cef0_0;
S_0x562e9034bdc0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e9034bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e9034cbd0_0 .net "a", 0 0, L_0x562e90363d90;  alias, 1 drivers
v0x562e9034cc90_0 .net "b", 0 0, L_0x562e90363ec0;  alias, 1 drivers
v0x562e9034cd50_0 .var "c_out", 0 0;
v0x562e9034ce20_0 .net "c_out_w", 0 0, L_0x562e90363570;  1 drivers
v0x562e9034cef0_0 .var "s", 0 0;
v0x562e9034cfe0_0 .net "s_w", 0 0, L_0x562e90363840;  1 drivers
E_0x562e9034c060 .event edge, v0x562e9034c5a0_0, v0x562e9034cab0_0;
L_0x562e903636b0 .concat [ 1 1 0 0], L_0x562e90363ec0, L_0x562e90363d90;
L_0x562e903639d0 .concat [ 1 1 0 0], L_0x562e90363ec0, L_0x562e90363d90;
S_0x562e9034c0e0 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e9034bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034c2e0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9034c4a0_0 .net "a", 1 0, L_0x562e903636b0;  1 drivers
v0x562e9034c5a0_0 .net "result", 0 0, L_0x562e90363570;  alias, 1 drivers
L_0x562e90363570 .delay 1 (3000,3000,3000) L_0x562e90363570/d;
L_0x562e90363570/d .reduce/and L_0x562e903636b0;
S_0x562e9034c6c0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e9034bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034c8a0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e9034c9b0_0 .net "a", 1 0, L_0x562e903639d0;  1 drivers
v0x562e9034cab0_0 .net "result", 0 0, L_0x562e90363840;  alias, 1 drivers
L_0x562e90363840 .delay 1 (2000,2000,2000) L_0x562e90363840/d;
L_0x562e90363840/d .reduce/xor L_0x562e903639d0;
S_0x562e9034d110 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e9034bac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034d310 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e9034d3f0_0 .net "a", 1 0, L_0x562e90363c50;  1 drivers
v0x562e9034d4f0_0 .net "result", 0 0, L_0x562e90363ac0;  alias, 1 drivers
L_0x562e90363ac0 .delay 1 (2000,2000,2000) L_0x562e90363ac0/d;
L_0x562e90363ac0/d .reduce/xor L_0x562e90363c50;
S_0x562e9034ddb0 .scope generate, "genblk1[3]" "genblk1[3]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e9034dfb0 .param/l "i" 0 7 50, +C4<011>;
S_0x562e9034e090 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e9034ddb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e9034fbb0_0 .net "a", 0 0, L_0x562e90364940;  1 drivers
v0x562e9034fc80_0 .net "b", 0 0, L_0x562e90364ad0;  1 drivers
v0x562e9034fd50_0 .net "c_in", 0 0, L_0x562e90364c00;  1 drivers
v0x562e9034fe20_0 .var "g", 0 0;
v0x562e9034fec0_0 .net "g_w", 0 0, v0x562e9034f2f0_0;  1 drivers
v0x562e9034ffb0_0 .var "p", 0 0;
v0x562e90350050_0 .net "p_w", 0 0, v0x562e9034f490_0;  1 drivers
v0x562e90350120_0 .var "s", 0 0;
v0x562e903501c0_0 .net "s_w", 0 0, L_0x562e90364670;  1 drivers
E_0x562e9034e310 .event edge, v0x562e9034f2f0_0, v0x562e9034f490_0, v0x562e9034fa90_0;
L_0x562e90364800 .concat [ 1 1 0 0], L_0x562e90364c00, v0x562e9034f490_0;
S_0x562e9034e390 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e9034e090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e9034f170_0 .net "a", 0 0, L_0x562e90364940;  alias, 1 drivers
v0x562e9034f230_0 .net "b", 0 0, L_0x562e90364ad0;  alias, 1 drivers
v0x562e9034f2f0_0 .var "c_out", 0 0;
v0x562e9034f3c0_0 .net "c_out_w", 0 0, L_0x562e90364170;  1 drivers
v0x562e9034f490_0 .var "s", 0 0;
v0x562e9034f580_0 .net "s_w", 0 0, L_0x562e903643f0;  1 drivers
E_0x562e9034e600 .event edge, v0x562e9034eb40_0, v0x562e9034f050_0;
L_0x562e90364260 .concat [ 1 1 0 0], L_0x562e90364ad0, L_0x562e90364940;
L_0x562e90364580 .concat [ 1 1 0 0], L_0x562e90364ad0, L_0x562e90364940;
S_0x562e9034e680 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e9034e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034e880 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e9034ea40_0 .net "a", 1 0, L_0x562e90364260;  1 drivers
v0x562e9034eb40_0 .net "result", 0 0, L_0x562e90364170;  alias, 1 drivers
L_0x562e90364170 .delay 1 (3000,3000,3000) L_0x562e90364170/d;
L_0x562e90364170/d .reduce/and L_0x562e90364260;
S_0x562e9034ec60 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e9034e390;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034ee40 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e9034ef50_0 .net "a", 1 0, L_0x562e90364580;  1 drivers
v0x562e9034f050_0 .net "result", 0 0, L_0x562e903643f0;  alias, 1 drivers
L_0x562e903643f0 .delay 1 (2000,2000,2000) L_0x562e903643f0/d;
L_0x562e903643f0/d .reduce/xor L_0x562e90364580;
S_0x562e9034f6b0 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e9034e090;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e9034f8b0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e9034f990_0 .net "a", 1 0, L_0x562e90364800;  1 drivers
v0x562e9034fa90_0 .net "result", 0 0, L_0x562e90364670;  alias, 1 drivers
L_0x562e90364670 .delay 1 (2000,2000,2000) L_0x562e90364670/d;
L_0x562e90364670/d .reduce/xor L_0x562e90364800;
S_0x562e90350350 .scope generate, "genblk1[4]" "genblk1[4]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e90350500 .param/l "i" 0 7 50, +C4<0100>;
S_0x562e903505e0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e90350350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e90352130_0 .net "a", 0 0, L_0x562e903654e0;  1 drivers
v0x562e90352200_0 .net "b", 0 0, L_0x562e90365610;  1 drivers
v0x562e903522d0_0 .net "c_in", 0 0, L_0x562e903657c0;  1 drivers
v0x562e903523a0_0 .var "g", 0 0;
v0x562e90352440_0 .net "g_w", 0 0, v0x562e90351870_0;  1 drivers
v0x562e90352530_0 .var "p", 0 0;
v0x562e903525d0_0 .net "p_w", 0 0, v0x562e90351a10_0;  1 drivers
v0x562e903526a0_0 .var "s", 0 0;
v0x562e90352740_0 .net "s_w", 0 0, L_0x562e90365210;  1 drivers
E_0x562e90350860 .event edge, v0x562e90351870_0, v0x562e90351a10_0, v0x562e90352010_0;
L_0x562e903653a0 .concat [ 1 1 0 0], L_0x562e903657c0, v0x562e90351a10_0;
S_0x562e903508e0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e903505e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e903516f0_0 .net "a", 0 0, L_0x562e903654e0;  alias, 1 drivers
v0x562e903517b0_0 .net "b", 0 0, L_0x562e90365610;  alias, 1 drivers
v0x562e90351870_0 .var "c_out", 0 0;
v0x562e90351940_0 .net "c_out_w", 0 0, L_0x562e90364d10;  1 drivers
v0x562e90351a10_0 .var "s", 0 0;
v0x562e90351b00_0 .net "s_w", 0 0, L_0x562e90364f90;  1 drivers
E_0x562e90350b80 .event edge, v0x562e903510c0_0, v0x562e903515d0_0;
L_0x562e90364e00 .concat [ 1 1 0 0], L_0x562e90365610, L_0x562e903654e0;
L_0x562e90365120 .concat [ 1 1 0 0], L_0x562e90365610, L_0x562e903654e0;
S_0x562e90350c00 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e903508e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90350e00 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90350fc0_0 .net "a", 1 0, L_0x562e90364e00;  1 drivers
v0x562e903510c0_0 .net "result", 0 0, L_0x562e90364d10;  alias, 1 drivers
L_0x562e90364d10 .delay 1 (3000,3000,3000) L_0x562e90364d10/d;
L_0x562e90364d10/d .reduce/and L_0x562e90364e00;
S_0x562e903511e0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e903508e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903513c0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e903514d0_0 .net "a", 1 0, L_0x562e90365120;  1 drivers
v0x562e903515d0_0 .net "result", 0 0, L_0x562e90364f90;  alias, 1 drivers
L_0x562e90364f90 .delay 1 (2000,2000,2000) L_0x562e90364f90/d;
L_0x562e90364f90/d .reduce/xor L_0x562e90365120;
S_0x562e90351c30 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e903505e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90351e30 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90351f10_0 .net "a", 1 0, L_0x562e903653a0;  1 drivers
v0x562e90352010_0 .net "result", 0 0, L_0x562e90365210;  alias, 1 drivers
L_0x562e90365210 .delay 1 (2000,2000,2000) L_0x562e90365210/d;
L_0x562e90365210/d .reduce/xor L_0x562e903653a0;
S_0x562e903528d0 .scope generate, "genblk1[5]" "genblk1[5]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e90352a80 .param/l "i" 0 7 50, +C4<0101>;
S_0x562e90352b60 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e903528d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e903546b0_0 .net "a", 0 0, L_0x562e90366080;  1 drivers
v0x562e90354780_0 .net "b", 0 0, L_0x562e90366240;  1 drivers
v0x562e90354850_0 .net "c_in", 0 0, L_0x562e90366580;  1 drivers
v0x562e90354920_0 .var "g", 0 0;
v0x562e903549c0_0 .net "g_w", 0 0, v0x562e90353df0_0;  1 drivers
v0x562e90354ab0_0 .var "p", 0 0;
v0x562e90354b50_0 .net "p_w", 0 0, v0x562e90353f90_0;  1 drivers
v0x562e90354c20_0 .var "s", 0 0;
v0x562e90354cc0_0 .net "s_w", 0 0, L_0x562e90365db0;  1 drivers
E_0x562e90352de0 .event edge, v0x562e90353df0_0, v0x562e90353f90_0, v0x562e90354590_0;
L_0x562e90365f40 .concat [ 1 1 0 0], L_0x562e90366580, v0x562e90353f90_0;
S_0x562e90352e60 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e90352b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e90353c70_0 .net "a", 0 0, L_0x562e90366080;  alias, 1 drivers
v0x562e90353d30_0 .net "b", 0 0, L_0x562e90366240;  alias, 1 drivers
v0x562e90353df0_0 .var "c_out", 0 0;
v0x562e90353ec0_0 .net "c_out_w", 0 0, L_0x562e90365860;  1 drivers
v0x562e90353f90_0 .var "s", 0 0;
v0x562e90354080_0 .net "s_w", 0 0, L_0x562e90365b30;  1 drivers
E_0x562e90353100 .event edge, v0x562e90353640_0, v0x562e90353b50_0;
L_0x562e903659a0 .concat [ 1 1 0 0], L_0x562e90366240, L_0x562e90366080;
L_0x562e90365cc0 .concat [ 1 1 0 0], L_0x562e90366240, L_0x562e90366080;
S_0x562e90353180 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e90352e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90353380 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90353540_0 .net "a", 1 0, L_0x562e903659a0;  1 drivers
v0x562e90353640_0 .net "result", 0 0, L_0x562e90365860;  alias, 1 drivers
L_0x562e90365860 .delay 1 (3000,3000,3000) L_0x562e90365860/d;
L_0x562e90365860/d .reduce/and L_0x562e903659a0;
S_0x562e90353760 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e90352e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90353940 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90353a50_0 .net "a", 1 0, L_0x562e90365cc0;  1 drivers
v0x562e90353b50_0 .net "result", 0 0, L_0x562e90365b30;  alias, 1 drivers
L_0x562e90365b30 .delay 1 (2000,2000,2000) L_0x562e90365b30/d;
L_0x562e90365b30/d .reduce/xor L_0x562e90365cc0;
S_0x562e903541b0 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e90352b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e903543b0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90354490_0 .net "a", 1 0, L_0x562e90365f40;  1 drivers
v0x562e90354590_0 .net "result", 0 0, L_0x562e90365db0;  alias, 1 drivers
L_0x562e90365db0 .delay 1 (2000,2000,2000) L_0x562e90365db0/d;
L_0x562e90365db0/d .reduce/xor L_0x562e90365f40;
S_0x562e90354e50 .scope generate, "genblk1[6]" "genblk1[6]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e90355000 .param/l "i" 0 7 50, +C4<0110>;
S_0x562e903550e0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e90354e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e90356c30_0 .net "a", 0 0, L_0x562e90366ee0;  1 drivers
v0x562e90356d00_0 .net "b", 0 0, L_0x562e90366f80;  1 drivers
v0x562e90356dd0_0 .net "c_in", 0 0, L_0x562e90366620;  1 drivers
v0x562e90356ea0_0 .var "g", 0 0;
v0x562e90356f40_0 .net "g_w", 0 0, v0x562e90356370_0;  1 drivers
v0x562e90357030_0 .var "p", 0 0;
v0x562e903570d0_0 .net "p_w", 0 0, v0x562e90356510_0;  1 drivers
v0x562e903571a0_0 .var "s", 0 0;
v0x562e90357240_0 .net "s_w", 0 0, L_0x562e90366c10;  1 drivers
E_0x562e90355360 .event edge, v0x562e90356370_0, v0x562e90356510_0, v0x562e90356b10_0;
L_0x562e90366da0 .concat [ 1 1 0 0], L_0x562e90366620, v0x562e90356510_0;
S_0x562e903553e0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e903550e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e903561f0_0 .net "a", 0 0, L_0x562e90366ee0;  alias, 1 drivers
v0x562e903562b0_0 .net "b", 0 0, L_0x562e90366f80;  alias, 1 drivers
v0x562e90356370_0 .var "c_out", 0 0;
v0x562e90356440_0 .net "c_out_w", 0 0, L_0x562e903666c0;  1 drivers
v0x562e90356510_0 .var "s", 0 0;
v0x562e90356600_0 .net "s_w", 0 0, L_0x562e90366990;  1 drivers
E_0x562e90355680 .event edge, v0x562e90355bc0_0, v0x562e903560d0_0;
L_0x562e90366800 .concat [ 1 1 0 0], L_0x562e90366f80, L_0x562e90366ee0;
L_0x562e90366b20 .concat [ 1 1 0 0], L_0x562e90366f80, L_0x562e90366ee0;
S_0x562e90355700 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e903553e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90355900 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90355ac0_0 .net "a", 1 0, L_0x562e90366800;  1 drivers
v0x562e90355bc0_0 .net "result", 0 0, L_0x562e903666c0;  alias, 1 drivers
L_0x562e903666c0 .delay 1 (3000,3000,3000) L_0x562e903666c0/d;
L_0x562e903666c0/d .reduce/and L_0x562e90366800;
S_0x562e90355ce0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e903553e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90355ec0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90355fd0_0 .net "a", 1 0, L_0x562e90366b20;  1 drivers
v0x562e903560d0_0 .net "result", 0 0, L_0x562e90366990;  alias, 1 drivers
L_0x562e90366990 .delay 1 (2000,2000,2000) L_0x562e90366990/d;
L_0x562e90366990/d .reduce/xor L_0x562e90366b20;
S_0x562e90356730 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e903550e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90356930 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90356a10_0 .net "a", 1 0, L_0x562e90366da0;  1 drivers
v0x562e90356b10_0 .net "result", 0 0, L_0x562e90366c10;  alias, 1 drivers
L_0x562e90366c10 .delay 1 (2000,2000,2000) L_0x562e90366c10/d;
L_0x562e90366c10/d .reduce/xor L_0x562e90366da0;
S_0x562e903573d0 .scope generate, "genblk1[7]" "genblk1[7]" 7 50, 7 50 0, S_0x562e9032b720;
 .timescale -9 -12;
P_0x562e9034df60 .param/l "i" 0 7 50, +C4<0111>;
S_0x562e903576a0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x562e903573d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x562e903591f0_0 .net "a", 0 0, L_0x562e90367980;  1 drivers
v0x562e903592c0_0 .net "b", 0 0, L_0x562e90367ae0;  1 drivers
v0x562e90359390_0 .net "c_in", 0 0, L_0x562e90367c10;  1 drivers
v0x562e90359460_0 .var "g", 0 0;
v0x562e90359500_0 .net "g_w", 0 0, v0x562e90358930_0;  1 drivers
v0x562e903595f0_0 .var "p", 0 0;
v0x562e90359690_0 .net "p_w", 0 0, v0x562e90358ad0_0;  1 drivers
v0x562e90359760_0 .var "s", 0 0;
v0x562e90359800_0 .net "s_w", 0 0, L_0x562e903676b0;  1 drivers
E_0x562e90357920 .event edge, v0x562e90358930_0, v0x562e90358ad0_0, v0x562e903590d0_0;
L_0x562e90367840 .concat [ 1 1 0 0], L_0x562e90367c10, v0x562e90358ad0_0;
S_0x562e903579a0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x562e903576a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x562e903587b0_0 .net "a", 0 0, L_0x562e90367980;  alias, 1 drivers
v0x562e90358870_0 .net "b", 0 0, L_0x562e90367ae0;  alias, 1 drivers
v0x562e90358930_0 .var "c_out", 0 0;
v0x562e90358a00_0 .net "c_out_w", 0 0, L_0x562e90367160;  1 drivers
v0x562e90358ad0_0 .var "s", 0 0;
v0x562e90358bc0_0 .net "s_w", 0 0, L_0x562e90367430;  1 drivers
E_0x562e90357c40 .event edge, v0x562e90358180_0, v0x562e90358690_0;
L_0x562e903672a0 .concat [ 1 1 0 0], L_0x562e90367ae0, L_0x562e90367980;
L_0x562e903675c0 .concat [ 1 1 0 0], L_0x562e90367ae0, L_0x562e90367980;
S_0x562e90357cc0 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x562e903579a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90357ec0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x562e90358080_0 .net "a", 1 0, L_0x562e903672a0;  1 drivers
v0x562e90358180_0 .net "result", 0 0, L_0x562e90367160;  alias, 1 drivers
L_0x562e90367160 .delay 1 (3000,3000,3000) L_0x562e90367160/d;
L_0x562e90367160/d .reduce/and L_0x562e903672a0;
S_0x562e903582a0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x562e903579a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90358480 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90358590_0 .net "a", 1 0, L_0x562e903675c0;  1 drivers
v0x562e90358690_0 .net "result", 0 0, L_0x562e90367430;  alias, 1 drivers
L_0x562e90367430 .delay 1 (2000,2000,2000) L_0x562e90367430/d;
L_0x562e90367430/d .reduce/xor L_0x562e903675c0;
S_0x562e90358cf0 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x562e903576a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x562e90358ef0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x562e90358fd0_0 .net "a", 1 0, L_0x562e90367840;  1 drivers
v0x562e903590d0_0 .net "result", 0 0, L_0x562e903676b0;  alias, 1 drivers
L_0x562e903676b0 .delay 1 (2000,2000,2000) L_0x562e903676b0/d;
L_0x562e903676b0/d .reduce/xor L_0x562e90367840;
    .scope S_0x562e902e52c0;
T_0 ;
    %wait E_0x562e90211bb0;
    %load/vec4 v0x562e902ccc80_0;
    %inv;
    %load/vec4 v0x562e902ccd40_0;
    %inv;
    %and;
    %load/vec4 v0x562e902cc0c0_0;
    %and;
    %load/vec4 v0x562e902ccc80_0;
    %inv;
    %load/vec4 v0x562e902ccd40_0;
    %and;
    %load/vec4 v0x562e902cc0c0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e902ccc80_0;
    %load/vec4 v0x562e902ccd40_0;
    %and;
    %load/vec4 v0x562e902cc0c0_0;
    %and;
    %or;
    %load/vec4 v0x562e902ccc80_0;
    %load/vec4 v0x562e902ccd40_0;
    %inv;
    %and;
    %load/vec4 v0x562e902cc0c0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e902cab80_0, 0;
    %load/vec4 v0x562e902cb4a0_0;
    %assign/vec4 v0x562e902cc160_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562e9028b850;
T_1 ;
    %wait E_0x562e902c8720;
    %load/vec4 v0x562e902bee70_0;
    %inv;
    %load/vec4 v0x562e902bef30_0;
    %inv;
    %and;
    %load/vec4 v0x562e902be250_0;
    %and;
    %load/vec4 v0x562e902bee70_0;
    %inv;
    %load/vec4 v0x562e902bef30_0;
    %and;
    %load/vec4 v0x562e902be250_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e902bee70_0;
    %load/vec4 v0x562e902bef30_0;
    %and;
    %load/vec4 v0x562e902be250_0;
    %and;
    %or;
    %load/vec4 v0x562e902bee70_0;
    %load/vec4 v0x562e902bef30_0;
    %inv;
    %and;
    %load/vec4 v0x562e902be250_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e9027fc40_0, 0;
    %load/vec4 v0x562e902bd0d0_0;
    %assign/vec4 v0x562e902bd030_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562e902dda20;
T_2 ;
    %wait E_0x562e902c35a0;
    %load/vec4 v0x562e902b2800_0;
    %inv;
    %load/vec4 v0x562e902b28c0_0;
    %inv;
    %and;
    %load/vec4 v0x562e902b1c40_0;
    %and;
    %load/vec4 v0x562e902b2800_0;
    %inv;
    %load/vec4 v0x562e902b28c0_0;
    %and;
    %load/vec4 v0x562e902b1c40_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e902b2800_0;
    %load/vec4 v0x562e902b28c0_0;
    %and;
    %load/vec4 v0x562e902b1c40_0;
    %and;
    %or;
    %load/vec4 v0x562e902b2800_0;
    %load/vec4 v0x562e902b28c0_0;
    %inv;
    %and;
    %load/vec4 v0x562e902b1c40_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e902afd40_0, 0;
    %load/vec4 v0x562e902b10c0_0;
    %assign/vec4 v0x562e902b1020_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x562e902b00d0;
T_3 ;
    %wait E_0x562e9027fd60;
    %load/vec4 v0x562e90299080_0;
    %inv;
    %load/vec4 v0x562e902963f0_0;
    %inv;
    %and;
    %load/vec4 v0x562e902964b0_0;
    %and;
    %load/vec4 v0x562e90299080_0;
    %inv;
    %load/vec4 v0x562e902963f0_0;
    %and;
    %load/vec4 v0x562e902964b0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e90299080_0;
    %load/vec4 v0x562e902963f0_0;
    %and;
    %load/vec4 v0x562e902964b0_0;
    %and;
    %or;
    %load/vec4 v0x562e90299080_0;
    %load/vec4 v0x562e902963f0_0;
    %inv;
    %and;
    %load/vec4 v0x562e902964b0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e90290de0_0, 0;
    %load/vec4 v0x562e90293940_0;
    %assign/vec4 v0x562e90293880_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x562e9022afd0;
T_4 ;
    %wait E_0x562e9022b1e0;
    %load/vec4 v0x562e902ced00_0;
    %inv;
    %load/vec4 v0x562e902cedc0_0;
    %inv;
    %and;
    %load/vec4 v0x562e902ca5b0_0;
    %and;
    %load/vec4 v0x562e902ced00_0;
    %inv;
    %load/vec4 v0x562e902cedc0_0;
    %and;
    %load/vec4 v0x562e902ca5b0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e902ced00_0;
    %load/vec4 v0x562e902cedc0_0;
    %and;
    %load/vec4 v0x562e902ca5b0_0;
    %and;
    %or;
    %load/vec4 v0x562e902ced00_0;
    %load/vec4 v0x562e902cedc0_0;
    %inv;
    %and;
    %load/vec4 v0x562e902ca5b0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e902c6020_0, 0;
    %load/vec4 v0x562e902ca760_0;
    %assign/vec4 v0x562e902ca6a0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562e902bd360;
T_5 ;
    %wait E_0x562e902bd5e0;
    %load/vec4 v0x562e90236800_0;
    %inv;
    %load/vec4 v0x562e902368c0_0;
    %inv;
    %and;
    %load/vec4 v0x562e90236980_0;
    %and;
    %load/vec4 v0x562e90236800_0;
    %inv;
    %load/vec4 v0x562e902368c0_0;
    %and;
    %load/vec4 v0x562e90236980_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e90236800_0;
    %load/vec4 v0x562e902368c0_0;
    %and;
    %load/vec4 v0x562e90236980_0;
    %and;
    %or;
    %load/vec4 v0x562e90236800_0;
    %load/vec4 v0x562e902368c0_0;
    %inv;
    %and;
    %load/vec4 v0x562e90236980_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e9024af80_0, 0;
    %load/vec4 v0x562e90236b10_0;
    %assign/vec4 v0x562e90236a50_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x562e9024c0b0;
T_6 ;
    %wait E_0x562e9024b3d0;
    %load/vec4 v0x562e90328230_0;
    %inv;
    %load/vec4 v0x562e903282f0_0;
    %inv;
    %and;
    %load/vec4 v0x562e903283b0_0;
    %and;
    %load/vec4 v0x562e90328230_0;
    %inv;
    %load/vec4 v0x562e903282f0_0;
    %and;
    %load/vec4 v0x562e903283b0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e90328230_0;
    %load/vec4 v0x562e903282f0_0;
    %and;
    %load/vec4 v0x562e903283b0_0;
    %and;
    %or;
    %load/vec4 v0x562e90328230_0;
    %load/vec4 v0x562e903282f0_0;
    %inv;
    %and;
    %load/vec4 v0x562e903283b0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e90328d60_0, 0;
    %load/vec4 v0x562e90328ba0_0;
    %assign/vec4 v0x562e9024d6d0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562e903291b0;
T_7 ;
    %wait E_0x562e90329410;
    %load/vec4 v0x562e9032a930_0;
    %inv;
    %load/vec4 v0x562e9032a9f0_0;
    %inv;
    %and;
    %load/vec4 v0x562e9032aab0_0;
    %and;
    %load/vec4 v0x562e9032a930_0;
    %inv;
    %load/vec4 v0x562e9032a9f0_0;
    %and;
    %load/vec4 v0x562e9032aab0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x562e9032a930_0;
    %load/vec4 v0x562e9032a9f0_0;
    %and;
    %load/vec4 v0x562e9032aab0_0;
    %and;
    %or;
    %load/vec4 v0x562e9032a930_0;
    %load/vec4 v0x562e9032a9f0_0;
    %inv;
    %and;
    %load/vec4 v0x562e9032aab0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x562e9032ae00_0, 0;
    %load/vec4 v0x562e9032ac40_0;
    %assign/vec4 v0x562e9032ab80_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x562e902e1670;
T_8 ;
    %wait E_0x562e90229880;
    %load/vec4 v0x562e9032b5a0_0;
    %assign/vec4 v0x562e9032b4c0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x562e903473e0;
T_9 ;
    %wait E_0x562e903475e0;
    %load/vec4 v0x562e90348310_0;
    %assign/vec4 v0x562e90348240_0, 0;
    %load/vec4 v0x562e903484d0_0;
    %assign/vec4 v0x562e903483e0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562e903470a0;
T_10 ;
    %wait E_0x562e90347360;
    %load/vec4 v0x562e90348e10_0;
    %assign/vec4 v0x562e90348d70_0, 0;
    %load/vec4 v0x562e90348fa0_0;
    %assign/vec4 v0x562e90348f00_0, 0;
    %load/vec4 v0x562e90349110_0;
    %assign/vec4 v0x562e90349070_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x562e90349840;
T_11 ;
    %wait E_0x562e90349ae0;
    %load/vec4 v0x562e9034a8a0_0;
    %assign/vec4 v0x562e9034a7d0_0, 0;
    %load/vec4 v0x562e9034aa60_0;
    %assign/vec4 v0x562e9034a970_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x562e90349540;
T_12 ;
    %wait E_0x562e903497c0;
    %load/vec4 v0x562e9034b3a0_0;
    %assign/vec4 v0x562e9034b300_0, 0;
    %load/vec4 v0x562e9034b530_0;
    %assign/vec4 v0x562e9034b490_0, 0;
    %load/vec4 v0x562e9034b6a0_0;
    %assign/vec4 v0x562e9034b600_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x562e9034bdc0;
T_13 ;
    %wait E_0x562e9034c060;
    %load/vec4 v0x562e9034ce20_0;
    %assign/vec4 v0x562e9034cd50_0, 0;
    %load/vec4 v0x562e9034cfe0_0;
    %assign/vec4 v0x562e9034cef0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x562e9034bac0;
T_14 ;
    %wait E_0x562e9034bd40;
    %load/vec4 v0x562e9034d920_0;
    %assign/vec4 v0x562e9034d880_0, 0;
    %load/vec4 v0x562e9034dab0_0;
    %assign/vec4 v0x562e9034da10_0, 0;
    %load/vec4 v0x562e9034dc20_0;
    %assign/vec4 v0x562e9034db80_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x562e9034e390;
T_15 ;
    %wait E_0x562e9034e600;
    %load/vec4 v0x562e9034f3c0_0;
    %assign/vec4 v0x562e9034f2f0_0, 0;
    %load/vec4 v0x562e9034f580_0;
    %assign/vec4 v0x562e9034f490_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x562e9034e090;
T_16 ;
    %wait E_0x562e9034e310;
    %load/vec4 v0x562e9034fec0_0;
    %assign/vec4 v0x562e9034fe20_0, 0;
    %load/vec4 v0x562e90350050_0;
    %assign/vec4 v0x562e9034ffb0_0, 0;
    %load/vec4 v0x562e903501c0_0;
    %assign/vec4 v0x562e90350120_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x562e903508e0;
T_17 ;
    %wait E_0x562e90350b80;
    %load/vec4 v0x562e90351940_0;
    %assign/vec4 v0x562e90351870_0, 0;
    %load/vec4 v0x562e90351b00_0;
    %assign/vec4 v0x562e90351a10_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x562e903505e0;
T_18 ;
    %wait E_0x562e90350860;
    %load/vec4 v0x562e90352440_0;
    %assign/vec4 v0x562e903523a0_0, 0;
    %load/vec4 v0x562e903525d0_0;
    %assign/vec4 v0x562e90352530_0, 0;
    %load/vec4 v0x562e90352740_0;
    %assign/vec4 v0x562e903526a0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x562e90352e60;
T_19 ;
    %wait E_0x562e90353100;
    %load/vec4 v0x562e90353ec0_0;
    %assign/vec4 v0x562e90353df0_0, 0;
    %load/vec4 v0x562e90354080_0;
    %assign/vec4 v0x562e90353f90_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x562e90352b60;
T_20 ;
    %wait E_0x562e90352de0;
    %load/vec4 v0x562e903549c0_0;
    %assign/vec4 v0x562e90354920_0, 0;
    %load/vec4 v0x562e90354b50_0;
    %assign/vec4 v0x562e90354ab0_0, 0;
    %load/vec4 v0x562e90354cc0_0;
    %assign/vec4 v0x562e90354c20_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x562e903553e0;
T_21 ;
    %wait E_0x562e90355680;
    %load/vec4 v0x562e90356440_0;
    %assign/vec4 v0x562e90356370_0, 0;
    %load/vec4 v0x562e90356600_0;
    %assign/vec4 v0x562e90356510_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x562e903550e0;
T_22 ;
    %wait E_0x562e90355360;
    %load/vec4 v0x562e90356f40_0;
    %assign/vec4 v0x562e90356ea0_0, 0;
    %load/vec4 v0x562e903570d0_0;
    %assign/vec4 v0x562e90357030_0, 0;
    %load/vec4 v0x562e90357240_0;
    %assign/vec4 v0x562e903571a0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x562e903579a0;
T_23 ;
    %wait E_0x562e90357c40;
    %load/vec4 v0x562e90358a00_0;
    %assign/vec4 v0x562e90358930_0, 0;
    %load/vec4 v0x562e90358bc0_0;
    %assign/vec4 v0x562e90358ad0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x562e903576a0;
T_24 ;
    %wait E_0x562e90357920;
    %load/vec4 v0x562e90359500_0;
    %assign/vec4 v0x562e90359460_0, 0;
    %load/vec4 v0x562e90359690_0;
    %assign/vec4 v0x562e903595f0_0, 0;
    %load/vec4 v0x562e90359800_0;
    %assign/vec4 v0x562e90359760_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x562e9032bad0;
T_25 ;
    %wait E_0x562e9032bdd0;
    %load/vec4 v0x562e90346a50_0;
    %assign/vec4 v0x562e903468a0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x562e9032b720;
T_26 ;
    %wait E_0x562e9032ba70;
    %load/vec4 v0x562e90359c40_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x562e90359dd0_0, 0;
    %load/vec4 v0x562e9035a160_0;
    %assign/vec4 v0x562e9035a010_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x562e902d2b80;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562e9035ab90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562e9035a890_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x562e902d2b80;
T_28 ;
    %vpi_call 2 39 "$dumpfile", "lab02.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x562e902d2b80;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e9035a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e9035a950_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e9035a640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e9035a950_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e9035a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e9035a950_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e9035a640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e9035a950_0, 0, 1;
    %delay 50000, 0;
T_29.0 ;
    %load/vec4 v0x562e9035a640_0;
    %inv;
    %store/vec4 v0x562e9035a640_0, 0, 1;
    %delay 50000, 0;
    %jmp T_29.0;
    %end;
    .thread T_29;
    .scope S_0x562e902d2b80;
T_30 ;
    %wait E_0x562e90228780;
    %wait E_0x562e902274c0;
    %delay 10000, 0;
    %vpi_call 2 100 "$write", "Test Group 1: Addition Behavior Verification ... \012" {0 0 0};
    %load/vec4 v0x562e9035ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035ab90_0, 0, 32;
    %vpi_call 2 104 "$write", "\011Test Case 1.1:   0+  0 =   0, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e9035a310_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e9035a3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e9035a730_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 111 "$write", "\011 any%d", v0x562e9035aaa0_0 {0 0 0};
    %vpi_call 2 112 "$write", "\011 any%d", v0x562e9035a500_0 {0 0 0};
    %load/vec4 v0x562e9035a730_0;
    %load/vec4 v0x562e9035aaa0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x562e9035a500_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.0, 6;
    %vpi_call 2 114 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x562e9035a890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035a890_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %vpi_call 2 117 "$write", "passed\012" {0 0 0};
T_30.1 ;
    %delay 10000, 0;
    %load/vec4 v0x562e9035ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035ab90_0, 0, 32;
    %vpi_call 2 122 "$write", "\011Test Case 1.2:  FF + 01 = 00, c_out = 1 ... " {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x562e9035a310_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x562e9035a3f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e9035a730_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x562e9035a730_0;
    %load/vec4 v0x562e9035aaa0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x562e9035a500_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.2, 6;
    %vpi_call 2 128 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x562e9035a890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035a890_0, 0, 32;
    %jmp T_30.3;
T_30.2 ;
    %vpi_call 2 131 "$write", "passed\012" {0 0 0};
T_30.3 ;
    %delay 10000, 0;
    %load/vec4 v0x562e9035ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035ab90_0, 0, 32;
    %vpi_call 2 136 "$write", "\011Test Case 1.3:  00 + 0F = 0F, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e9035a310_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x562e9035a3f0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x562e9035a730_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x562e9035a730_0;
    %load/vec4 v0x562e9035aaa0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x562e9035a500_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.4, 6;
    %vpi_call 2 143 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x562e9035a890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035a890_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %vpi_call 2 146 "$write", "passed\012" {0 0 0};
T_30.5 ;
    %delay 10000, 0;
    %load/vec4 v0x562e9035ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035ab90_0, 0, 32;
    %vpi_call 2 151 "$write", "\011Test Case 1.4:  7F + 01 = 0, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562e9035a310_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x562e9035a3f0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x562e9035a730_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x562e9035a730_0;
    %load/vec4 v0x562e9035aaa0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x562e9035a500_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.6, 6;
    %vpi_call 2 158 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x562e9035a890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035a890_0, 0, 32;
    %jmp T_30.7;
T_30.6 ;
    %vpi_call 2 161 "$write", "passed\012" {0 0 0};
T_30.7 ;
    %delay 10000, 0;
    %load/vec4 v0x562e9035ab90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035ab90_0, 0, 32;
    %vpi_call 2 167 "$write", "\011Test Case 1.4:  7F + 01 = 0, c_out = 0 ... " {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x562e9035a310_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x562e9035a3f0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x562e9035a730_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 173 "$write", "\011 any%d", v0x562e9035a310_0 {0 0 0};
    %vpi_call 2 174 "$write", "\011 any%d", v0x562e9035a3f0_0 {0 0 0};
    %vpi_call 2 175 "$write", "\011 any%d", v0x562e9035aaa0_0 {0 0 0};
    %vpi_call 2 176 "$write", "\011 any%d", v0x562e9035a500_0 {0 0 0};
    %load/vec4 v0x562e9035a730_0;
    %load/vec4 v0x562e9035aaa0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x562e9035a500_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.8, 6;
    %vpi_call 2 178 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x562e9035a890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e9035a890_0, 0, 32;
    %jmp T_30.9;
T_30.8 ;
    %vpi_call 2 181 "$write", "passed\012" {0 0 0};
T_30.9 ;
    %delay 10000, 0;
    %vpi_call 2 191 "$write", "Test Group 2: Increasing Number of Bits ...\012" {0 0 0};
    %vpi_call 2 200 "$write", "\012-------------------------------------------------------" {0 0 0};
    %load/vec4 v0x562e9035ab90_0;
    %load/vec4 v0x562e9035a890_0;
    %sub;
    %vpi_call 2 201 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x562e9035ab90_0 {1 0 0};
    %vpi_call 2 202 "$write", "\012-------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 203 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "ripple_carry_adder_tb.v";
    "ripple_carry_adder.v";
    "full_adder.v";
    "slow_and.v";
    "slow_or.v";
    "carry_look_ahead_adder.v";
    "carry_look_ahead_logic.v";
    "spg_block.v";
    "half_adder.v";
    "slow_xor.v";
