// Seed: 447900881
module module_0 (
    input  supply1 id_0,
    output uwire   id_1
);
  reg id_3;
  initial id_3 <= id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    output tri  id_2
);
  wire id_4;
  wire id_5;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4 = 1;
  assign module_3.id_1 = 0;
  wire id_5;
  assign id_1 = id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = 1 < 1 - id_4;
  wire id_7;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_7
  );
  always @(*) begin : LABEL_0
    if (1) id_1 <= id_4;
    else begin : LABEL_0
      id_2 <= 1 == id_4;
    end
  end
endmodule
