<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1071" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1071{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1071{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1071{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1071{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1071{left:360px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1071{left:70px;bottom:949px;letter-spacing:0.13px;}
#t7_1071{left:70px;bottom:926px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#t8_1071{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_1071{left:70px;bottom:886px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#ta_1071{left:70px;bottom:869px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tb_1071{left:70px;bottom:846px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_1071{left:70px;bottom:830px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1071{left:70px;bottom:813px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#te_1071{left:70px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_1071{left:70px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1071{left:70px;bottom:756px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#th_1071{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_1071{left:70px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1071{left:70px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_1071{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tl_1071{left:70px;bottom:660px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_1071{left:70px;bottom:620px;letter-spacing:0.13px;}
#tn_1071{left:70px;bottom:596px;letter-spacing:-0.14px;word-spacing:0.01px;}
#to_1071{left:91px;bottom:577px;letter-spacing:-0.12px;}
#tp_1071{left:118px;bottom:559px;letter-spacing:-0.11px;}
#tq_1071{left:91px;bottom:541px;letter-spacing:-0.11px;}
#tr_1071{left:118px;bottom:522px;letter-spacing:-0.11px;}
#ts_1071{left:91px;bottom:504px;letter-spacing:-0.11px;}
#tt_1071{left:91px;bottom:486px;letter-spacing:-0.13px;}
#tu_1071{left:118px;bottom:467px;letter-spacing:-0.12px;}
#tv_1071{left:91px;bottom:449px;letter-spacing:-0.11px;}
#tw_1071{left:118px;bottom:431px;letter-spacing:-0.11px;}
#tx_1071{left:70px;bottom:394px;letter-spacing:-0.14px;word-spacing:0.02px;}
#ty_1071{left:91px;bottom:376px;letter-spacing:-0.12px;}
#tz_1071{left:118px;bottom:357px;letter-spacing:-0.11px;}
#t10_1071{left:91px;bottom:339px;letter-spacing:-0.11px;}
#t11_1071{left:118px;bottom:321px;letter-spacing:-0.11px;}
#t12_1071{left:91px;bottom:302px;letter-spacing:-0.11px;}
#t13_1071{left:91px;bottom:284px;letter-spacing:-0.13px;}
#t14_1071{left:118px;bottom:266px;letter-spacing:-0.13px;}
#t15_1071{left:91px;bottom:247px;letter-spacing:-0.11px;}
#t16_1071{left:118px;bottom:229px;letter-spacing:-0.12px;}
#t17_1071{left:70px;bottom:211px;letter-spacing:-0.13px;}
#t18_1071{left:90px;bottom:1065px;letter-spacing:-0.14px;}
#t19_1071{left:168px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1a_1071{left:299px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1b_1071{left:448px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1c_1071{left:598px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1d_1071{left:746px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1e_1071{left:104px;bottom:1040px;}
#t1f_1071{left:191px;bottom:1040px;letter-spacing:-0.1px;}
#t1g_1071{left:282px;bottom:1040px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_1071{left:439px;bottom:1040px;letter-spacing:-0.12px;}
#t1i_1071{left:619px;bottom:1040px;letter-spacing:-0.15px;}
#t1j_1071{left:767px;bottom:1040px;letter-spacing:-0.12px;}
#t1k_1071{left:105px;bottom:1016px;}
#t1l_1071{left:191px;bottom:1016px;letter-spacing:-0.12px;}
#t1m_1071{left:287px;bottom:1016px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_1071{left:444px;bottom:1016px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_1071{left:589px;bottom:1016px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1071{left:767px;bottom:1016px;letter-spacing:-0.12px;}
#t1q_1071{left:105px;bottom:991px;}
#t1r_1071{left:177px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1s_1071{left:287px;bottom:991px;letter-spacing:-0.12px;}
#t1t_1071{left:441px;bottom:991px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_1071{left:589px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_1071{left:767px;bottom:991px;letter-spacing:-0.12px;}

.s1_1071{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1071{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1071{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1071{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_1071{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_1071{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1071" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1071Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1071" style="-webkit-user-select: none;"><object width="935" height="1210" data="1071/1071.svg" type="image/svg+xml" id="pdf1071" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1071" class="t s1_1071">PMINUB/PMINUWâ€”Minimum of Packed Unsigned Integers </span>
<span id="t2_1071" class="t s2_1071">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1071" class="t s1_1071">Vol. 2B </span><span id="t4_1071" class="t s1_1071">4-337 </span>
<span id="t5_1071" class="t s3_1071">Instruction Operand Encoding </span>
<span id="t6_1071" class="t s3_1071">Description </span>
<span id="t7_1071" class="t s4_1071">Performs a SIMD compare of the packed unsigned byte or word integers in the second source operand and the first </span>
<span id="t8_1071" class="t s4_1071">source operand and returns the minimum value for each pair of integers to the destination operand. </span>
<span id="t9_1071" class="t s4_1071">Legacy SSE version PMINUB: The source operand can be an MMX technology register or a 64-bit memory location. </span>
<span id="ta_1071" class="t s4_1071">The destination operand can be an MMX technology register. </span>
<span id="tb_1071" class="t s4_1071">128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source </span>
<span id="tc_1071" class="t s4_1071">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination </span>
<span id="td_1071" class="t s4_1071">register remain unchanged. </span>
<span id="te_1071" class="t s4_1071">VEX.128 encoded version: The first source and destination operands are XMM registers. The second source </span>
<span id="tf_1071" class="t s4_1071">operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination </span>
<span id="tg_1071" class="t s4_1071">register are zeroed. </span>
<span id="th_1071" class="t s4_1071">VEX.256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The </span>
<span id="ti_1071" class="t s4_1071">first source and destination operands are YMM registers. </span>
<span id="tj_1071" class="t s4_1071">EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a </span>
<span id="tk_1071" class="t s4_1071">ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand is conditionally updated </span>
<span id="tl_1071" class="t s4_1071">based on writemask k1. </span>
<span id="tm_1071" class="t s3_1071">Operation </span>
<span id="tn_1071" class="t s5_1071">PMINUB (64-bit Operands) </span>
<span id="to_1071" class="t s6_1071">IF DEST[7:0] &lt; SRC[17:0] THEN </span>
<span id="tp_1071" class="t s6_1071">DEST[7:0] := DEST[7:0]; </span>
<span id="tq_1071" class="t s6_1071">ELSE </span>
<span id="tr_1071" class="t s6_1071">DEST[7:0] := SRC[7:0]; FI; </span>
<span id="ts_1071" class="t s6_1071">(* Repeat operation for 2nd through 7th bytes in source and destination operands *) </span>
<span id="tt_1071" class="t s6_1071">IF DEST[63:56] &lt; SRC[63:56] THEN </span>
<span id="tu_1071" class="t s6_1071">DEST[63:56] := DEST[63:56]; </span>
<span id="tv_1071" class="t s6_1071">ELSE </span>
<span id="tw_1071" class="t s6_1071">DEST[63:56] := SRC[63:56]; FI; </span>
<span id="tx_1071" class="t s5_1071">PMINUB (128-bit Operands) </span>
<span id="ty_1071" class="t s6_1071">IF DEST[7:0] &lt; SRC[7:0] THEN </span>
<span id="tz_1071" class="t s6_1071">DEST[7:0] := DEST[7:0]; </span>
<span id="t10_1071" class="t s6_1071">ELSE </span>
<span id="t11_1071" class="t s6_1071">DEST[15:0] := SRC[7:0]; FI; </span>
<span id="t12_1071" class="t s6_1071">(* Repeat operation for 2nd through 15th bytes in source and destination operands *) </span>
<span id="t13_1071" class="t s6_1071">IF DEST[127:120] &lt; SRC[127:120] THEN </span>
<span id="t14_1071" class="t s6_1071">DEST[127:120] := DEST[127:120]; </span>
<span id="t15_1071" class="t s6_1071">ELSE </span>
<span id="t16_1071" class="t s6_1071">DEST[127:120] := SRC[127:120]; FI; </span>
<span id="t17_1071" class="t s6_1071">DEST[MAXVL-1:128] (Unmodified) </span>
<span id="t18_1071" class="t s5_1071">Op/En </span><span id="t19_1071" class="t s5_1071">Tuple Type </span><span id="t1a_1071" class="t s5_1071">Operand 1 </span><span id="t1b_1071" class="t s5_1071">Operand 2 </span><span id="t1c_1071" class="t s5_1071">Operand 3 </span><span id="t1d_1071" class="t s5_1071">Operand 4 </span>
<span id="t1e_1071" class="t s6_1071">A </span><span id="t1f_1071" class="t s6_1071">N/A </span><span id="t1g_1071" class="t s6_1071">ModRM:reg (r, w) </span><span id="t1h_1071" class="t s6_1071">ModRM:r/m (r) </span><span id="t1i_1071" class="t s6_1071">N/A </span><span id="t1j_1071" class="t s6_1071">N/A </span>
<span id="t1k_1071" class="t s6_1071">B </span><span id="t1l_1071" class="t s6_1071">N/A </span><span id="t1m_1071" class="t s6_1071">ModRM:reg (w) </span><span id="t1n_1071" class="t s6_1071">VEX.vvvv (r) </span><span id="t1o_1071" class="t s6_1071">ModRM:r/m (r) </span><span id="t1p_1071" class="t s6_1071">N/A </span>
<span id="t1q_1071" class="t s6_1071">C </span><span id="t1r_1071" class="t s6_1071">Full Mem </span><span id="t1s_1071" class="t s6_1071">ModRM:reg (w) </span><span id="t1t_1071" class="t s6_1071">EVEX.vvvv (r) </span><span id="t1u_1071" class="t s6_1071">ModRM:r/m (r) </span><span id="t1v_1071" class="t s6_1071">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
