// Seed: 4063098529
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_1 = -1;
  always @(*) $unsigned(54);
  ;
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
  wire id_34;
  wire id_35;
  parameter id_36 = 1;
  logic ["" : 1 'b0] id_37;
  parameter id_38 = id_36;
  wire id_39;
  assign id_9 = id_16;
endmodule
module module_1 #(
    parameter id_3 = 32'd96,
    parameter id_9 = 32'd78
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire _id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire _id_3;
  output logic [7:0] id_2;
  output logic [7:0] id_1;
  wire id_15;
  ;
  if (1) begin : LABEL_0
    assign id_1[1'b0-id_9] = id_15;
  end
  logic [-1 : id_3] id_16;
  assign id_8 = id_12;
  id_17 :
  assert property (@(negedge id_9) 1)
  else $signed(68);
  ;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_12
  );
endmodule
