module mux4_1(out, i0, i1, i2, i3, sel0, sel1);
	output logic [63:0] out;
	input  logic [63:0]i0, i1, i2, i3; 
	input logic sel0, sel1;
	logic [63:0] out0, out1;

	
	mux2_1 (out0, i0, i1, sel0);
	mux2_1 (out1, i2, i3, sel0);
	
	mux2_1 (out, out0, out1, sel1);
endmodule