# Reading C:/Users/colin/EE469/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:30 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 14:22:31 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 14:22:31 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 94
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# ** Error: Assertion error.
#    Time: 10900 us  Scope: alu_testbench File: ./alu.sv Line: 138
# 10900000.00 ns testing XOR (A == B)
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alu_testbench File: ./alu.sv Line: 146
# 11000000.00 ns All tests complete.
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:13 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Error: (vlog-13053) ./alu.sv(138): near "'F": Illegal base specifier in numeric constant.
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# End time: 14:44:13 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Users/colin/EE469/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/Users/colin/EE469/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:55 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# ** Error: (vlog-13053) ./alu.sv(138): near "'F": Illegal base specifier in numeric constant.
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# End time: 14:44:55 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Users/colin/EE469/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/Users/colin/EE469/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:20 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 14:45:20 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:45:22 on Apr 18,2025, Elapsed time: 0:22:51
# Errors: 13, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 14:45:22 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 94
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# ** Error: Assertion error.
#    Time: 11 ms  Scope: alu_testbench File: ./alu.sv Line: 146
# 11000000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:07 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# ** Error: ./adder.sv(5): In, out, or inout does not appear in port list: zero.
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# End time: 15:39:08 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/Users/colin/EE469/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/Users/colin/EE469/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./*.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:39:40 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 15:39:40 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:39:43 on Apr 18,2025, Elapsed time: 0:54:21
# Errors: 6, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 15:39:43 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 96
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns All tests complete.
add wave -position end  sim:/alu_testbench/dut/yur/carries
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/colin/lab2_iteration/lab2/alu_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:28 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 15:44:28 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:44:31 on Apr 18,2025, Elapsed time: 0:04:48
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 15:44:31 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 96
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:46 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 16:14:47 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:14:49 on Apr 18,2025, Elapsed time: 0:30:18
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 16:14:50 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alu_testbench File: ./alu.sv Line: 96
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:03 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 16:16:03 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:05 on Apr 18,2025, Elapsed time: 0:01:15
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 16:16:05 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:46 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 16:56:46 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:56:48 on Apr 18,2025, Elapsed time: 0:40:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 16:56:48 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:54 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 16:57:54 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:57:56 on Apr 18,2025, Elapsed time: 0:01:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 16:57:56 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:33 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:01:33 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:36 on Apr 18,2025, Elapsed time: 0:03:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:01:36 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:06:47 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:06:47 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:06:49 on Apr 18,2025, Elapsed time: 0:05:13
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:06:49 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:12 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:12:12 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:14 on Apr 18,2025, Elapsed time: 0:05:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:12:14 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns testing PASS_B (B = all 1s)
# 11200000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:59 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:12:59 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:01 on Apr 18,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:13:01 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns testing PASS_B (B = all 1s)
# 11200000.00 ns testing ADD (negative overflow)
# 11300000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:37 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:13:37 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:13:39 on Apr 18,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:13:39 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns testing PASS_B (B = all 1s)
# 11200000.00 ns testing ADD (negative overflow)
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alu_testbench File: ./alu.sv Line: 173
# 11300000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:38 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:14:38 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:40 on Apr 18,2025, Elapsed time: 0:01:01
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:14:40 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns testing PASS_B (B = all 1s)
# 11200000.00 ns testing ADD (negative overflow)
# 11300000.00 ns testing SUBTRACT (A-(-B))
# ** Error: Assertion error.
#    Time: 11400 us  Scope: alu_testbench File: ./alu.sv Line: 181
# 11400000.00 ns All tests complete.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:27 on Apr 18,2025
# vlog -reportprogress 300 ./adder.sv ./alu.sv ./alustim.sv ./bitwise_and.sv ./bitwise_or.sv ./bitwise_xor.sv ./flags.sv ./full_adder.sv ./half_adder.sv ./lab2.sv ./mux2_1.sv ./mux2_1_v2.sv ./mux4_1.sv ./mux64x8_1.sv ./mux8_1.sv ./or16_1.sv ./or32_1.sv ./or4_1.sv ./or64_1.sv ./or8_1.sv 
# -- Compiling module adder
# -- Compiling module alu
# -- Compiling module alu_testbench
# -- Compiling module alustim
# -- Compiling module bitwise_and
# -- Compiling module bitwise_and_testbench
# -- Compiling module bitwise_or
# -- Compiling module bitwise_or_testbench
# -- Compiling module bitwise_xor
# -- Compiling module bitwise_xor_testbench
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# -- Compiling module half_adder
# -- Compiling module half_adder_testbench
# -- Compiling module lab2
# -- Compiling module mux2_1
# -- Compiling module mux2_1_v2
# -- Compiling module mux4_1
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# -- Compiling module mux8_1
# -- Compiling module or16_1
# -- Compiling module or32_1
# -- Compiling module or4_1
# -- Compiling module or64_1
# -- Compiling module or64_1_testbench
# -- Compiling module or8_1
# 
# Top level modules:
# 	alu_testbench
# 	alustim
# 	bitwise_and_testbench
# 	bitwise_or_testbench
# 	bitwise_xor_testbench
# 	full_adder_testbench
# 	half_adder_testbench
# 	lab2
# 	mux64x8_1_testbench
# 	or64_1_testbench
# End time: 17:16:28 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:16:29 on Apr 18,2025, Elapsed time: 0:01:49
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alu_testbench 
# Start time: 17:16:29 on Apr 18,2025
# Loading sv_std.std
# Loading work.alu_testbench
# Loading work.alu
# Loading work.adder
# Loading work.bitwise_or
# Loading work.bitwise_and
# Loading work.bitwise_xor
# Loading work.or64_1
# Loading work.or32_1
# Loading work.or16_1
# Loading work.or8_1
# Loading work.or4_1
# Loading work.mux64x8_1
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.half_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1_v2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing simple addition
# 10100000.00 ns testing addition with carryout
# 10200000.00 ns testing addition with overflow
# 10300000.00 ns testing SUBTRACT (5 - 3)
# 10400000.00 ns testing SUBTRACT (0 - 1)
# 10500000.00 ns testing SUBTRACT overflow
# 10600000.00 ns testing AND
# 10700000.00 ns testing OR
# 10800000.00 ns testing XOR
# 10900000.00 ns testing XOR (A == B)
# 11000000.00 ns testing XOR (0 ^ 1)
# 11100000.00 ns testing PASS_B (B = all 1s)
# 11200000.00 ns testing ADD (negative overflow)
# 11300000.00 ns testing SUBTRACT (A-(-B))
# 11400000.00 ns All tests complete.
# End time: 17:18:05 on Apr 18,2025, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
