<!doctype html><html lang=zh-cn><head prefix="og: http://ogp.me/ns# article: http://ogp.me/ns/article#"><meta charset=utf-8><meta name=generator content="Hugo 0.111.3"><meta name=theme-color content="#fcfaf2"><meta name=color-scheme content="light dark"><meta name=viewport content="width=device-width,initial-scale=1"><meta name=format-detection content="telephone=no, date=no, address=no, email=no"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><title>PYNQ学习·第一个IP核 | Evergarden</title><link rel=stylesheet href=/css/meme.min.9b1ce87cac811c12d18a780818d1c550d08ba4bfa33d4e81698646882ba25ab6.css><script src=/js/meme.min.95dd0d473b0e73328e203206d1de0b8301b0ae027b2d1acede7c8addbc8425e4.js></script>
<link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Merriweather%7cAllura%7cCinzel+Decorative%7cEB+Garamond:ital,wght@0,400;0,500;0,700;1,400;1,700%7cFira+Code:ital,wght@0,400;0,700;1,400;1,700%7cNoto+Serif+SC:wght@400;500;700&amp;display=swap&amp;subset=chinese-simplified" media=print onload='this.media="all"'><noscript><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Merriweather%7cAllura%7cCinzel+Decorative%7cEB+Garamond:ital,wght@0,400;0,500;0,700;1,400;1,700%7cFira+Code:ital,wght@0,400;0,700;1,400;1,700%7cNoto+Serif+SC:wght@400;500;700&amp;display=swap&amp;subset=chinese-simplified"></noscript><meta name=author content="EvernessW"><meta name=description content="最近我开始学习PYNQ板和Vivado开发流程，与之前接触的Quartus开发流程不……"><link rel="shortcut icon" href=/favicon.ico type=image/x-icon><link rel=mask-icon href=/icons/safari-pinned-tab.svg color=#9cf><link rel=apple-touch-icon sizes=180x180 href=/icons/apple-touch-icon.png><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-title content="Evergarden"><meta name=apple-mobile-web-app-status-bar-style content="black"><meta name=mobile-web-app-capable content="yes"><meta name=application-name content="Evergarden"><meta name=msapplication-starturl content="../../"><meta name=msapplication-TileColor content="#fcfaf2"><meta name=msapplication-TileImage content="../../icons/mstile-150x150.png"><link rel=manifest href=/manifest.json><link rel=canonical href=https://ioyoi.me/tech/pynq-1-verilog-ip/><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","datePublished":"2023-03-14T12:21:12+08:00","dateModified":"2023-04-05T17:02:38+00:00","url":"https://ioyoi.me/tech/pynq-1-verilog-ip/","headline":"PYNQ学习·第一个IP核","description":"最近我开始学习PYNQ板和Vivado开发流程，与之前接触的Quartus开发流程不……","inLanguage":"zh-CN","articleSection":"tech","wordCount":2509,"image":["https://img.ioyoi.me/202303141228052.webp","https://img.ioyoi.me/202303141228394.webp","https://img.ioyoi.me/202303141228649.webp","https://img.ioyoi.me/202303141228644.webp","https://img.ioyoi.me/202303141228083.webp","https://img.ioyoi.me/202303141250845.webp","https://img.ioyoi.me/202303141249482.webp"],"author":{"@type":"Person","description":"To discover. To change.","email":"3verness@gmail.com","image":"https://ioyoi.me/icons/apple-touch-icon.png","url":"https://ioyoi.me/","name":"EvernessW"},"license":"[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh)","publisher":{"@type":"Organization","name":"Evergarden","logo":{"@type":"ImageObject","url":"https://ioyoi.me/icons/apple-touch-icon.png"},"url":"https://ioyoi.me/"},"mainEntityOfPage":{"@type":"WebSite","@id":"https://ioyoi.me/"}}</script><meta name=twitter:card content="summary_large_image"><meta name=twitter:site content="@ShaohangWang"><meta name=twitter:creator content="@ShaohangWang"><meta property="og:title" content="PYNQ学习·第一个IP核"><meta property="og:description" content="最近我开始学习PYNQ板和Vivado开发流程，与之前接触的Quartus开发流程不……"><meta property="og:url" content="https://ioyoi.me/tech/pynq-1-verilog-ip/"><meta property="og:site_name" content="Evergarden"><meta property="og:locale" content="zh"><meta property="og:image" content="https://img.ioyoi.me/202303141228052.webp"><meta property="og:type" content="article"><meta property="article:published_time" content="2023-03-14T12:21:12+08:00"><meta property="article:modified_time" content="2023-04-05T17:02:38+00:00"><meta property="article:section" content="tech"><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css></head><body><div class=container><header class=header><div class=header-wrapper><div class="header-inner single"><div class=site-brand><a href=/ class=brand>Evergarden</a></div><nav class=nav><ul class=menu id=menu><li class=menu-item><a href=/life/><span class=menu-item-name>life</span></a></li><li class=menu-item><a href=/tech/><span class=menu-item-name>tech</span></a></li><li class=menu-item><a href=/dream/><span class=menu-item-name>dream</span></a></li><li class=menu-item><a href=/me/><span class=menu-item-name>me</span></a></li><li class=menu-item><a id=theme-switcher href=#><svg t="1589722483728" class="icon theme-icon-light" viewBox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg" p-id="658" width="200" height="200"><path d="M320 85.333333C243.626667 134.4 192 221.013333 192 320s51.626667 185.6 129.28 234.666667c-130.986667.0-235.946667-104.96-235.946667-234.666667A234.666667 234.666667.0 01320 85.333333m493.653333 64 61.013334 61.013334-664.32 664.32-61.013334-61.013334 664.32-664.32m-263.68 103.68L486.826667 213.333333 425.386667 256l17.92-72.533333L384 138.24l74.666667-5.12 24.746666-70.4L512 132.266667l73.813333 1.28-57.6 48.213333 21.76 71.253333m-140.8 154.026667L359.68 375.893333l-47.786667 33.28 14.506667-56.32L279.893333 317.44 337.92 313.6l19.2-55.04 21.76 54.186667 58.026667 1.28-44.8 37.12L409.173333 407.04M810.666667 576A234.666667 234.666667.0 01576 810.666667c-52.053333.0-100.266667-17.066667-139.093333-45.653334l328.106666-328.106666C793.6 475.733334 810.666666 523.946667 810.666667 576M622.933333 856.746667 741.12 807.68l-10.24 142.933333-107.946667-93.866666m184.746667-115.2L856.746667 623.36l93.866666 108.373333L807.68 741.546667M856.746667 529.92l-48.64-118.613333 142.506666 10.24L856.746667 529.92M410.88 807.68l118.186667 49.066667-107.946667 93.44L410.88 807.68z" p-id="659"/></svg><svg t="1589722483728" class="icon theme-icon-dark" viewBox="0 0 1024 1024" xmlns="http://www.w3.org/2000/svg" p-id="658" width="200" height="200"><path d="M320 85.333333C243.626667 134.4 192 221.013333 192 320s51.626667 185.6 129.28 234.666667c-130.986667.0-235.946667-104.96-235.946667-234.666667A234.666667 234.666667.0 01320 85.333333m493.653333 64 61.013334 61.013334-664.32 664.32-61.013334-61.013334 664.32-664.32m-263.68 103.68L486.826667 213.333333 425.386667 256l17.92-72.533333L384 138.24l74.666667-5.12 24.746666-70.4L512 132.266667l73.813333 1.28-57.6 48.213333 21.76 71.253333m-140.8 154.026667L359.68 375.893333l-47.786667 33.28 14.506667-56.32L279.893333 317.44 337.92 313.6l19.2-55.04 21.76 54.186667 58.026667 1.28-44.8 37.12L409.173333 407.04M810.666667 576A234.666667 234.666667.0 01576 810.666667c-52.053333.0-100.266667-17.066667-139.093333-45.653334l328.106666-328.106666C793.6 475.733334 810.666666 523.946667 810.666667 576M622.933333 856.746667 741.12 807.68l-10.24 142.933333-107.946667-93.866666m184.746667-115.2L856.746667 623.36l93.866666 108.373333L807.68 741.546667M856.746667 529.92l-48.64-118.613333 142.506666 10.24L856.746667 529.92M410.88 807.68l118.186667 49.066667-107.946667 93.44L410.88 807.68z" p-id="659"/></svg></a></li></ul></nav></div></div><input type=checkbox id=nav-toggle aria-hidden=true>
<label for=nav-toggle class=nav-toggle></label>
<label for=nav-toggle class=nav-curtain></label></header><main class="main single" id=main><div class=main-inner><article class="content post h-entry" data-align=justify data-type=tech data-toc-num=true><h1 class="post-title p-name">PYNQ学习·第一个IP核</h1><div class="post-subtitle p-name">基于 AXI4 接口的 Verilog IP 核开发教程</div><div class=post-meta><time datetime=2023-03-14T12:21:12+08:00 class="post-meta-item published dt-published"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512" class="icon post-meta-icon"><path d="M148 288h-40c-6.6.0-12-5.4-12-12v-40c0-6.6 5.4-12 12-12h40c6.6.0 12 5.4 12 12v40c0 6.6-5.4 12-12 12zm108-12v-40c0-6.6-5.4-12-12-12h-40c-6.6.0-12 5.4-12 12v40c0 6.6 5.4 12 12 12h40c6.6.0 12-5.4 12-12zm96 0v-40c0-6.6-5.4-12-12-12h-40c-6.6.0-12 5.4-12 12v40c0 6.6 5.4 12 12 12h40c6.6.0 12-5.4 12-12zm-96 96v-40c0-6.6-5.4-12-12-12h-40c-6.6.0-12 5.4-12 12v40c0 6.6 5.4 12 12 12h40c6.6.0 12-5.4 12-12zm-96 0v-40c0-6.6-5.4-12-12-12h-40c-6.6.0-12 5.4-12 12v40c0 6.6 5.4 12 12 12h40c6.6.0 12-5.4 12-12zm192 0v-40c0-6.6-5.4-12-12-12h-40c-6.6.0-12 5.4-12 12v40c0 6.6 5.4 12 12 12h40c6.6.0 12-5.4 12-12zm96-260v352c0 26.5-21.5 48-48 48H48c-26.5.0-48-21.5-48-48V112c0-26.5 21.5-48 48-48h48V12c0-6.6 5.4-12 12-12h40c6.6.0 12 5.4 12 12v52h128V12c0-6.6 5.4-12 12-12h40c6.6.0 12 5.4 12 12v52h48c26.5.0 48 21.5 48 48zm-48 346V160H48v298c0 3.3 2.7 6 6 6h340c3.3.0 6-2.7 6-6z"/></svg>&nbsp;2023.3.14</time>
<time datetime=2023-04-05T17:02:38+00:00 class="post-meta-item modified dt-updated"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512" class="icon post-meta-icon"><path d="M4e2 64h-48V12c0-6.627-5.373-12-12-12h-40c-6.627.0-12 5.373-12 12v52H160V12c0-6.627-5.373-12-12-12h-40c-6.627.0-12 5.373-12 12v52H48C21.49 64 0 85.49.0 112v352c0 26.51 21.49 48 48 48h352c26.51.0 48-21.49 48-48V112c0-26.51-21.49-48-48-48zm-6 4e2H54a6 6 0 01-6-6V160h352v298a6 6 0 01-6 6zm-52.849-200.65L198.842 404.519c-4.705 4.667-12.303 4.637-16.971-.068l-75.091-75.699c-4.667-4.705-4.637-12.303.068-16.971l22.719-22.536c4.705-4.667 12.303-4.637 16.97.069l44.104 44.461 111.072-110.181c4.705-4.667 12.303-4.637 16.971.068l22.536 22.718c4.667 4.705 4.636 12.303-.069 16.97z"/></svg>&nbsp;2023.4.5</time>
<span class="post-meta-item category"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon post-meta-icon"><path d="M464 128H272l-54.63-54.63c-6-6-14.14-9.37-22.63-9.37H48C21.49 64 0 85.49.0 112v288c0 26.51 21.49 48 48 48h416c26.51.0 48-21.49 48-48V176c0-26.51-21.49-48-48-48zm0 272H48V112h140.12l54.63 54.63c6 6 14.14 9.37 22.63 9.37H464v224z"/></svg>&nbsp;<a href=/tech/ class="category-link p-category">Tech</a></span>
<span class="post-meta-item wordcount"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon post-meta-icon"><path d="M497.9 142.1l-46.1 46.1c-4.7 4.7-12.3 4.7-17 0l-111-111c-4.7-4.7-4.7-12.3.0-17l46.1-46.1c18.7-18.7 49.1-18.7 67.9.0l60.1 60.1c18.8 18.7 18.8 49.1.0 67.9zM284.2 99.8 21.6 362.4.4 483.9c-2.9 16.4 11.4 30.6 27.8 27.8l121.5-21.3 262.6-262.6c4.7-4.7 4.7-12.3.0-17l-111-111c-4.8-4.7-12.4-4.7-17.1.0zM124.1 339.9c-5.5-5.5-5.5-14.3.0-19.8l154-154c5.5-5.5 14.3-5.5 19.8.0s5.5 14.3.0 19.8l-154 154c-5.5 5.5-14.3 5.5-19.8.0zM88 424h48v36.3l-64.5 11.3-31.1-31.1L51.7 376H88v48z"/></svg>&nbsp;2509</span>
<span class="post-meta-item reading-time"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon post-meta-icon"><path d="M256 8C119 8 8 119 8 256s111 248 248 248 248-111 248-248S393 8 256 8zm0 448c-110.5.0-2e2-89.5-2e2-2e2S145.5 56 256 56s2e2 89.5 2e2 2e2-89.5 2e2-2e2 2e2zm61.8-104.4-84.9-61.7c-3.1-2.3-4.9-5.9-4.9-9.7V116c0-6.6 5.4-12 12-12h32c6.6.0 12 5.4 12 12v141.7l66.8 48.6c5.4 3.9 6.5 11.4 2.6 16.8L334.6 349c-3.9 5.3-11.4 6.5-16.8 2.6z"/></svg>&nbsp;6&nbsp;min</span></div><div class="post-body e-content"><p>最近我开始学习PYNQ板和Vivado开发流程，与之前接触的Quartus开发流程不同，Vivado开发主要集中在IP核的设计和集成上，通过IP核的调用连接实现目标功能。在查阅资料的过程中，我发现大部分PYNQ的入门教程都使用HLS高级语言综合作为起步项目，而基于Verilog等RTL原语开发的教程较少。此外，一些教程已经过时，不再适用于当前的软件版本。因此，我写下这篇文章，记录我作为新手小白的学习经验。</p><div class="note success"><p>本文教程适用于Vivado 2022.1，并在搭载v3.0.1镜像的PYNQ-Z1板上验证可用。</p></div><h2 id=前期准备><a href=#前期准备 class=anchor-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon anchor-icon"><path d="M326.612 185.391c59.747 59.809 58.927 155.698.36 214.59-.11.12-.24.25-.36.37l-67.2 67.2c-59.27 59.27-155.699 59.262-214.96.0-59.27-59.26-59.27-155.7.0-214.96l37.106-37.106c9.84-9.84 26.786-3.3 27.294 10.606.648 17.722 3.826 35.527 9.69 52.721 1.986 5.822.567 12.262-3.783 16.612l-13.087 13.087c-28.026 28.026-28.905 73.66-1.155 101.96 28.024 28.579 74.086 28.749 102.325.51l67.2-67.19c28.191-28.191 28.073-73.757.0-101.83-3.701-3.694-7.429-6.564-10.341-8.569a16.037 16.037.0 01-6.947-12.606c-.396-10.567 3.348-21.456 11.698-29.806l21.054-21.055c5.521-5.521 14.182-6.199 20.584-1.731a152.482 152.482.0 0120.522 17.197zM467.547 44.449c-59.261-59.262-155.69-59.27-214.96.0l-67.2 67.2c-.12.12-.25.25-.36.37-58.566 58.892-59.387 154.781.36 214.59a152.454 152.454.0 0020.521 17.196c6.402 4.468 15.064 3.789 20.584-1.731l21.054-21.055c8.35-8.35 12.094-19.239 11.698-29.806a16.037 16.037.0 00-6.947-12.606c-2.912-2.005-6.64-4.875-10.341-8.569-28.073-28.073-28.191-73.639.0-101.83l67.2-67.19c28.239-28.239 74.3-28.069 102.325.51 27.75 28.3 26.872 73.934-1.155 101.96l-13.087 13.087c-4.35 4.35-5.769 10.79-3.783 16.612 5.864 17.194 9.042 34.999 9.69 52.721.509 13.906 17.454 20.446 27.294 10.606l37.106-37.106c59.271-59.259 59.271-155.699.001-214.959z"/></svg></a>前期准备</h2><p>关于PYNQ板的连接和启动，官网已有<a href=https://pynq.readthedocs.io/en/latest/getting_started/pynq_z1_setup.html target=_blank rel=noopener>详细说明</a>，这里不再赘述。</p><p>为在Vivado中导入PYNQ Z1开发板，需要先下载<a href=https://raw.githubusercontent.com/cathalmccabe/pynq-z1_board_files/master/pynq-z1.zip target=_blank rel=noopener>开发板信息文件</a>，并将其放置在<code>{Vivado Dir}\data\xhub\boards\XilinxBoardStore\boards\Xilinx</code>目录下。</p><div class="note info"><p>如果使用2021.2或更早版本的Vivado，板信息文件则存放在<code>{Vivado Dir}\data\boards</code>目录下。</p></div><h2 id=创建ip模板><a href=#创建ip模板 class=anchor-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon anchor-icon"><path d="M326.612 185.391c59.747 59.809 58.927 155.698.36 214.59-.11.12-.24.25-.36.37l-67.2 67.2c-59.27 59.27-155.699 59.262-214.96.0-59.27-59.26-59.27-155.7.0-214.96l37.106-37.106c9.84-9.84 26.786-3.3 27.294 10.606.648 17.722 3.826 35.527 9.69 52.721 1.986 5.822.567 12.262-3.783 16.612l-13.087 13.087c-28.026 28.026-28.905 73.66-1.155 101.96 28.024 28.579 74.086 28.749 102.325.51l67.2-67.19c28.191-28.191 28.073-73.757.0-101.83-3.701-3.694-7.429-6.564-10.341-8.569a16.037 16.037.0 01-6.947-12.606c-.396-10.567 3.348-21.456 11.698-29.806l21.054-21.055c5.521-5.521 14.182-6.199 20.584-1.731a152.482 152.482.0 0120.522 17.197zM467.547 44.449c-59.261-59.262-155.69-59.27-214.96.0l-67.2 67.2c-.12.12-.25.25-.36.37-58.566 58.892-59.387 154.781.36 214.59a152.454 152.454.0 0020.521 17.196c6.402 4.468 15.064 3.789 20.584-1.731l21.054-21.055c8.35-8.35 12.094-19.239 11.698-29.806a16.037 16.037.0 00-6.947-12.606c-2.912-2.005-6.64-4.875-10.341-8.569-28.073-28.073-28.191-73.639.0-101.83l67.2-67.19c28.239-28.239 74.3-28.069 102.325.51 27.75 28.3 26.872 73.934-1.155 101.96l-13.087 13.087c-4.35 4.35-5.769 10.79-3.783 16.612 5.864 17.194 9.042 34.999 9.69 52.721.509 13.906 17.454 20.446 27.294 10.606l37.106-37.106c59.271-59.259 59.271-155.699.001-214.959z"/></svg></a>创建IP模板</h2><p>在Vivado工程中选择工具栏中的<code>Tools->Create and Package New IP</code>，在弹出的窗口中使用<code>Create a new AXI4 Peripheral</code>创建一个带有AXI4接口的IP核模板，并配置接口参数，这里以功能较为简单的AXI4 Lite接口作为演示，最后选择<code>Edit IP</code>打开生成的IP核工程，如果选择了其他选项，可以从Project Manager中的IP Catalog找到该工程，右键选择<code>Edit in IP Packager</code>打开该IP核。</p><p><img src=https://img.ioyoi.me/202303141228052.webp alt=image-20230313190958912></p><p><img src=https://img.ioyoi.me/202303141228394.webp alt=image-20230313190917622></p><p>模板工程中含有两个文件，其中<code>project.v</code>文件中定义了AXI总线的接口并例化了一个支持AXI总线通信功能的模块，<code>project_AXI.v</code>文件具体实现了AXI总线功能，为了快速入门，我们重点关注其实现用户逻辑功能的寄存器操作部分，其中，最核心的寄存器是四个带有<code>slv</code>前缀的寄存器（寄存器数量由之前接口设置中的<code>Number of Registers</code>决定）与输出数据的<code>reg_data_out</code>，模板实现的默认逻辑为：当向地址<code>X</code>写入数据时，数据会保存在对应的<code>slv_regX</code>中，而从地址<code>X</code>读出数据时，会读取到<code>slv_regX</code>中的数据；因此我们只需要对这些寄存器进行操作就可以借由模板中的方法实现通信的功能。</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=p>...</span>	
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=p>[</span><span class=n>C_S_AXI_DATA_WIDTH</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>	<span class=n>slv_reg0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=p>[</span><span class=n>C_S_AXI_DATA_WIDTH</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>	<span class=n>slv_reg1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=p>[</span><span class=n>C_S_AXI_DATA_WIDTH</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>	<span class=n>slv_reg2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=p>[</span><span class=n>C_S_AXI_DATA_WIDTH</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>	<span class=n>slv_reg3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=p>...</span>
</span></span><span class=line><span class=cl>	<span class=kt>reg</span> <span class=p>[</span><span class=n>C_S_AXI_DATA_WIDTH</span><span class=o>-</span><span class=mh>1</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span>	 <span class=n>reg_data_out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=p>...</span>
</span></span></code></pre></td></tr></table></div></div></div><p>作为从机，在写逻辑中，会根据地址将数据存入对应的<code>slv_reg</code>寄存器，通过将switch case内<code>slv_reg</code>改为其他寄存器，可以改变写入寄存器的位置，不过在模板中<code>slv_reg</code>仅用于发送与接收，为避免错误，建议不要直接修改模板内容，而在其他时序逻辑中转存其值。另外注意这里的default语句理论上是不会运行的，因此更改此处的赋值左寄存器并不会将写入数据储存到新位置处。</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=k>always</span> <span class=p>@(</span> <span class=k>posedge</span> <span class=n>S_AXI_ACLK</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>        <span class=k>if</span> <span class=p>(</span> <span class=n>S_AXI_ARESETN</span> <span class=o>==</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=p>)...</span>
</span></span><span class=line><span class=cl>	  <span class=k>else</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>	    <span class=k>if</span> <span class=p>(</span><span class=n>slv_reg_wren</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	      <span class=k>begin</span>
</span></span><span class=line><span class=cl>	        <span class=k>case</span> <span class=p>(</span> <span class=n>axi_awaddr</span><span class=p>[</span><span class=n>ADDR_LSB</span><span class=o>+</span><span class=nl>OPT_MEM_ADDR_BITS:</span><span class=n>ADDR_LSB</span><span class=p>]</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>	          <span class=mh>2&#39;h0</span><span class=o>:</span>
</span></span><span class=line><span class=cl>	            <span class=k>for</span> <span class=p>(</span> <span class=n>byte_index</span> <span class=o>=</span> <span class=mh>0</span><span class=p>;</span> <span class=n>byte_index</span> <span class=o>&lt;=</span> <span class=p>(</span><span class=n>C_S_AXI_DATA_WIDTH</span><span class=o>/</span><span class=mh>8</span><span class=p>)</span><span class=o>-</span><span class=mh>1</span><span class=p>;</span> <span class=n>byte_index</span> <span class=o>=</span> <span class=n>byte_index</span><span class=o>+</span><span class=mh>1</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>	              <span class=k>if</span> <span class=p>(</span> <span class=n>S_AXI_WSTRB</span><span class=p>[</span><span class=n>byte_index</span><span class=p>]</span> <span class=o>==</span> <span class=mh>1</span> <span class=p>)</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>	                <span class=n>slv_reg0</span><span class=p>[(</span><span class=n>byte_index</span><span class=o>*</span><span class=mh>8</span><span class=p>)</span> <span class=o>+:</span> <span class=mh>8</span><span class=p>]</span> <span class=o>&lt;=</span> <span class=n>S_AXI_WDATA</span><span class=p>[(</span><span class=n>byte_index</span><span class=o>*</span><span class=mh>8</span><span class=p>)</span> <span class=o>+:</span> <span class=mh>8</span><span class=p>];</span>
</span></span><span class=line><span class=cl>	              <span class=k>end</span>
</span></span><span class=line><span class=cl>	          <span class=mh>2&#39;h1</span><span class=o>:</span><span class=p>...</span>
</span></span><span class=line><span class=cl>	          <span class=mh>2&#39;h2</span><span class=o>:</span><span class=p>...</span>
</span></span><span class=line><span class=cl>	          <span class=mh>2&#39;h3</span><span class=o>:</span><span class=p>...</span>
</span></span><span class=line><span class=cl>	          <span class=k>default</span> <span class=o>:</span> <span class=k>begin</span>
</span></span><span class=line><span class=cl>	                      <span class=n>slv_reg0</span> <span class=o>&lt;=</span> <span class=n>slv_reg0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	                      <span class=n>slv_reg1</span> <span class=o>&lt;=</span> <span class=n>slv_reg1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	                      <span class=n>slv_reg2</span> <span class=o>&lt;=</span> <span class=n>slv_reg2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	                      <span class=n>slv_reg3</span> <span class=o>&lt;=</span> <span class=n>slv_reg3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	                    <span class=k>end</span>
</span></span><span class=line><span class=cl>	        <span class=k>endcase</span>
</span></span><span class=line><span class=cl>	      <span class=k>end</span>
</span></span><span class=line><span class=cl>	  <span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>    
</span></span></code></pre></td></tr></table></div></div></div><p>而在读逻辑中，首先当地址位变动时，会将指定寄存器数据读入<code>reg_data_out</code>中，并在接下来的读时序中将<code>reg_data_out</code>内数据送出。因此，可以修改switch case内赋值语句右值来将我们需要的寄存器数据通过指定地址读出。</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span><span class=lnt>20
</span><span class=lnt>21
</span><span class=lnt>22
</span><span class=lnt>23
</span><span class=lnt>24
</span><span class=lnt>25
</span><span class=lnt>26
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=k>assign</span> <span class=n>slv_reg_rden</span> <span class=o>=</span> <span class=n>axi_arready</span> <span class=o>&amp;</span> <span class=n>S_AXI_ARVALID</span> <span class=o>&amp;</span> <span class=o>~</span><span class=n>axi_rvalid</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>@(</span><span class=o>*</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>	      <span class=k>case</span> <span class=p>(</span> <span class=n>axi_araddr</span><span class=p>[</span><span class=n>ADDR_LSB</span><span class=o>+</span><span class=nl>OPT_MEM_ADDR_BITS:</span><span class=n>ADDR_LSB</span><span class=p>]</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>	        <span class=mh>2&#39;h0</span>   <span class=o>:</span> <span class=n>reg_data_out</span> <span class=o>&lt;=</span> <span class=n>slv_reg0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	        <span class=mh>2&#39;h1</span>   <span class=o>:</span> <span class=n>reg_data_out</span> <span class=o>&lt;=</span> <span class=n>slv_reg1</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	        <span class=mh>2&#39;h2</span>   <span class=o>:</span> <span class=n>reg_data_out</span> <span class=o>&lt;=</span> <span class=n>slv_reg2</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	        <span class=mh>2&#39;h3</span>   <span class=o>:</span> <span class=n>reg_data_out</span> <span class=o>&lt;=</span> <span class=n>slv_reg3</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	        <span class=k>default</span> <span class=o>:</span> <span class=n>reg_data_out</span> <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	      <span class=k>endcase</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>@(</span> <span class=k>posedge</span> <span class=n>S_AXI_ACLK</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>	  <span class=k>if</span> <span class=p>(</span> <span class=n>S_AXI_ARESETN</span> <span class=o>==</span> <span class=mh>1</span><span class=mb>&#39;b0</span> <span class=p>)</span>
</span></span><span class=line><span class=cl>	    <span class=k>begin</span>
</span></span><span class=line><span class=cl>	      <span class=n>axi_rdata</span>  <span class=o>&lt;=</span> <span class=mh>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	    <span class=k>end</span> 
</span></span><span class=line><span class=cl>	  <span class=k>else</span>
</span></span><span class=line><span class=cl>	    <span class=k>begin</span>    
</span></span><span class=line><span class=cl>	      <span class=k>if</span> <span class=p>(</span><span class=n>slv_reg_rden</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	        <span class=k>begin</span>
</span></span><span class=line><span class=cl>	          <span class=n>axi_rdata</span> <span class=o>&lt;=</span> <span class=n>reg_data_out</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	        <span class=k>end</span>   
</span></span><span class=line><span class=cl>	    <span class=k>end</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>    
</span></span></code></pre></td></tr></table></div></div></div><h2 id=编写ip逻辑><a href=#编写ip逻辑 class=anchor-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon anchor-icon"><path d="M326.612 185.391c59.747 59.809 58.927 155.698.36 214.59-.11.12-.24.25-.36.37l-67.2 67.2c-59.27 59.27-155.699 59.262-214.96.0-59.27-59.26-59.27-155.7.0-214.96l37.106-37.106c9.84-9.84 26.786-3.3 27.294 10.606.648 17.722 3.826 35.527 9.69 52.721 1.986 5.822.567 12.262-3.783 16.612l-13.087 13.087c-28.026 28.026-28.905 73.66-1.155 101.96 28.024 28.579 74.086 28.749 102.325.51l67.2-67.19c28.191-28.191 28.073-73.757.0-101.83-3.701-3.694-7.429-6.564-10.341-8.569a16.037 16.037.0 01-6.947-12.606c-.396-10.567 3.348-21.456 11.698-29.806l21.054-21.055c5.521-5.521 14.182-6.199 20.584-1.731a152.482 152.482.0 0120.522 17.197zM467.547 44.449c-59.261-59.262-155.69-59.27-214.96.0l-67.2 67.2c-.12.12-.25.25-.36.37-58.566 58.892-59.387 154.781.36 214.59a152.454 152.454.0 0020.521 17.196c6.402 4.468 15.064 3.789 20.584-1.731l21.054-21.055c8.35-8.35 12.094-19.239 11.698-29.806a16.037 16.037.0 00-6.947-12.606c-2.912-2.005-6.64-4.875-10.341-8.569-28.073-28.073-28.191-73.639.0-101.83l67.2-67.19c28.239-28.239 74.3-28.069 102.325.51 27.75 28.3 26.872 73.934-1.155 101.96l-13.087 13.087c-4.35 4.35-5.769 10.79-3.783 16.612 5.864 17.194 9.042 34.999 9.69 52.721.509 13.906 17.454 20.446 27.294 10.606l37.106-37.106c59.271-59.259 59.271-155.699.001-214.959z"/></svg></a>编写IP逻辑</h2><p>这里我们简单实现一个计算两数平均值的模块，</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-verilog data-lang=verilog><span class=line><span class=cl>	<span class=kt>reg</span> <span class=p>[</span><span class=mh>31</span><span class=o>:</span><span class=mh>0</span><span class=p>]</span> <span class=n>average_reg</span><span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>always</span> <span class=p>@(</span><span class=k>posedge</span> <span class=n>S_AXI_ACLK</span><span class=p>)</span>
</span></span><span class=line><span class=cl>	<span class=k>begin</span>
</span></span><span class=line><span class=cl>	   <span class=n>average_reg</span> <span class=o>&lt;=</span> <span class=p>(</span><span class=n>slv_reg0</span> <span class=o>&gt;&gt;</span> <span class=mh>1</span><span class=p>)</span> <span class=o>+</span> <span class=p>(</span><span class=n>slv_reg1</span> <span class=o>&gt;&gt;</span> <span class=mh>1</span><span class=p>)</span> <span class=o>+</span> <span class=p>(</span><span class=n>slv_reg0</span> <span class=o>&amp;</span> <span class=n>slv_reg1</span> <span class=o>&amp;</span> <span class=mh>1</span><span class=p>)</span> <span class=p>;</span>
</span></span><span class=line><span class=cl>	<span class=k>end</span>
</span></span></code></pre></td></tr></table></div></div></div><p>同时，将读逻辑中的<code>2'h2 : reg_data_out &lt;= slv_reg2;</code>修改为<code>2'h2 : reg_data_out &lt;= average_reg;</code>使计算结果可以通过访问<code>0b1000</code>地址读出。</p><p>编写完成，依次运行Synthesis、Implement，验证无误后，可以在<code>Package IP</code>页的<code>Review and Package</code>中选择<code>Re-Package IP</code>重新生成IP核。</p><p><img src=https://img.ioyoi.me/202303141228649.webp alt=image-20230313201034505></p><h2 id=调用ip核><a href=#调用ip核 class=anchor-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon anchor-icon"><path d="M326.612 185.391c59.747 59.809 58.927 155.698.36 214.59-.11.12-.24.25-.36.37l-67.2 67.2c-59.27 59.27-155.699 59.262-214.96.0-59.27-59.26-59.27-155.7.0-214.96l37.106-37.106c9.84-9.84 26.786-3.3 27.294 10.606.648 17.722 3.826 35.527 9.69 52.721 1.986 5.822.567 12.262-3.783 16.612l-13.087 13.087c-28.026 28.026-28.905 73.66-1.155 101.96 28.024 28.579 74.086 28.749 102.325.51l67.2-67.19c28.191-28.191 28.073-73.757.0-101.83-3.701-3.694-7.429-6.564-10.341-8.569a16.037 16.037.0 01-6.947-12.606c-.396-10.567 3.348-21.456 11.698-29.806l21.054-21.055c5.521-5.521 14.182-6.199 20.584-1.731a152.482 152.482.0 0120.522 17.197zM467.547 44.449c-59.261-59.262-155.69-59.27-214.96.0l-67.2 67.2c-.12.12-.25.25-.36.37-58.566 58.892-59.387 154.781.36 214.59a152.454 152.454.0 0020.521 17.196c6.402 4.468 15.064 3.789 20.584-1.731l21.054-21.055c8.35-8.35 12.094-19.239 11.698-29.806a16.037 16.037.0 00-6.947-12.606c-2.912-2.005-6.64-4.875-10.341-8.569-28.073-28.073-28.191-73.639.0-101.83l67.2-67.19c28.239-28.239 74.3-28.069 102.325.51 27.75 28.3 26.872 73.934-1.155 101.96l-13.087 13.087c-4.35 4.35-5.769 10.79-3.783 16.612 5.864 17.194 9.042 34.999 9.69 52.721.509 13.906 17.454 20.446 27.294 10.606l37.106-37.106c59.271-59.259 59.271-155.699.001-214.959z"/></svg></a>调用IP核</h2><p>返回原工程，在Block Design中加入封装好的IP核和ZYNQ7 PS，自动连线，Vivado会帮我们添加时钟和AXI控制器。</p><p><img src=https://img.ioyoi.me/202303141228644.webp alt=image-20230313202403918></p><p>保存Design，在<code>Sources</code>中右键选择<code>Create HDL Wrapper</code>让Vivado自动生成一个含有设计例化的顶层文件，综合实现生成bit流。</p><p><img src=https://img.ioyoi.me/202303141228083.webp alt=image-20230313202121696></p><h2 id=上板验证><a href=#上板验证 class=anchor-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon anchor-icon"><path d="M326.612 185.391c59.747 59.809 58.927 155.698.36 214.59-.11.12-.24.25-.36.37l-67.2 67.2c-59.27 59.27-155.699 59.262-214.96.0-59.27-59.26-59.27-155.7.0-214.96l37.106-37.106c9.84-9.84 26.786-3.3 27.294 10.606.648 17.722 3.826 35.527 9.69 52.721 1.986 5.822.567 12.262-3.783 16.612l-13.087 13.087c-28.026 28.026-28.905 73.66-1.155 101.96 28.024 28.579 74.086 28.749 102.325.51l67.2-67.19c28.191-28.191 28.073-73.757.0-101.83-3.701-3.694-7.429-6.564-10.341-8.569a16.037 16.037.0 01-6.947-12.606c-.396-10.567 3.348-21.456 11.698-29.806l21.054-21.055c5.521-5.521 14.182-6.199 20.584-1.731a152.482 152.482.0 0120.522 17.197zM467.547 44.449c-59.261-59.262-155.69-59.27-214.96.0l-67.2 67.2c-.12.12-.25.25-.36.37-58.566 58.892-59.387 154.781.36 214.59a152.454 152.454.0 0020.521 17.196c6.402 4.468 15.064 3.789 20.584-1.731l21.054-21.055c8.35-8.35 12.094-19.239 11.698-29.806a16.037 16.037.0 00-6.947-12.606c-2.912-2.005-6.64-4.875-10.341-8.569-28.073-28.073-28.191-73.639.0-101.83l67.2-67.19c28.239-28.239 74.3-28.069 102.325.51 27.75 28.3 26.872 73.934-1.155 101.96l-13.087 13.087c-4.35 4.35-5.769 10.79-3.783 16.612 5.864 17.194 9.042 34.999 9.69 52.721.509 13.906 17.454 20.446 27.294 10.606l37.106-37.106c59.271-59.259 59.271-155.699.001-214.959z"/></svg></a>上板验证</h2><p>为在开发板上调用该IP核，需要使用Vivado生成三个文件：</p><ol><li><code>.bit</code>文件：该文件可视作可执行文件，在PYNQ板上通过<code>Overlay</code>导入，生成在<code>{Project Dir}\{Project}.runs\impl_1\{Top File}.bit</code>处；</li><li><code>.hwh</code>文件：硬件描述文件，包含有对PYNQ各模块的配置，默认生成在<code>{Project Dir}\{Project}.gen/sources_1/bd/{Block Design}/hw_handoff/{Block Design}.hwh</code>处；</li><li><code>.tcl</code>文件（可选）：早期版本的硬件描述文件，可读性较<code>.hwh</code>文件可读性更高，需要在工具栏<code>File->Export->Export Block Design</code>生成。</li></ol><p>随后将<code>.bit</code>文件与<code>.hwh</code>文件改为同一名称，移动到PYNQ板内同一目录下，PYNQ默认将Overlay保存在<code>/home/xilinx/pynq/overlays</code>目录下。</p><div class="note info"><p>在早期版本中，需要将<code>.bit</code>文件与同名<code>.tcl</code>上传至PYNQ板，不需要<code>.hwh</code>文件。</p></div><p>PYNQ板中，PS层与PL层的交互通过内存映射实现，因此我们需要知到挂载IP核对应的内存基址，在<code>.tcl</code>文件中，找到内存映射部分，可以看到<code>average_0/S00_AXI</code>对应的基址为<code>0x43C00000</code>，掩码为<code>0x0000FFFF</code>。</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-tcl data-lang=tcl><span class=line><span class=cl>  <span class=c># Create address segments
</span></span></span><span class=line><span class=cl><span class=c></span>  <span class=nv>assign_bd_address</span> <span class=o>-</span>offset <span class=mh>0x43C00000</span> <span class=o>-</span>range <span class=mh>0x00010000</span> <span class=o>-</span>target_address_space <span class=k>[</span><span class=nv>get_bd_addr_spaces</span> processing_system7_0<span class=o>/</span>Data<span class=k>]</span> <span class=k>[</span><span class=nv>get_bd_addr_segs</span> average_0<span class=o>/</span>S00_AXI<span class=o>/</span>S00_AXI_reg<span class=k>]</span> <span class=o>-</span>force
</span></span></code></pre></td></tr></table></div></div></div><p>而在<code>.hwh</code>文件中，可以找到对应模块配置内的<code>PARAMATERS</code>部分，同样可以读出基址和地址范围：</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-xml data-lang=xml><span class=line><span class=cl><span class=nt>&lt;PARAMETERS&gt;</span>
</span></span><span class=line><span class=cl>        <span class=nt>&lt;PARAMETER</span> <span class=na>NAME=</span><span class=s>&#34;C_S00_AXI_DATA_WIDTH&#34;</span> <span class=na>VALUE=</span><span class=s>&#34;32&#34;</span><span class=nt>/&gt;</span>
</span></span><span class=line><span class=cl>        <span class=nt>&lt;PARAMETER</span> <span class=na>NAME=</span><span class=s>&#34;C_S00_AXI_ADDR_WIDTH&#34;</span> <span class=na>VALUE=</span><span class=s>&#34;4&#34;</span><span class=nt>/&gt;</span>
</span></span><span class=line><span class=cl>        <span class=nt>&lt;PARAMETER</span> <span class=na>NAME=</span><span class=s>&#34;Component_Name&#34;</span> <span class=na>VALUE=</span><span class=s>&#34;design_1_average_0_11&#34;</span><span class=nt>/&gt;</span>
</span></span><span class=line><span class=cl>        <span class=nt>&lt;PARAMETER</span> <span class=na>NAME=</span><span class=s>&#34;EDK_IPTYPE&#34;</span> <span class=na>VALUE=</span><span class=s>&#34;PERIPHERAL&#34;</span><span class=nt>/&gt;</span>
</span></span><span class=line><span class=cl>        <span class=nt>&lt;PARAMETER</span> <span class=na>NAME=</span><span class=s>&#34;C_S00_AXI_BASEADDR&#34;</span> <span class=na>VALUE=</span><span class=s>&#34;0x43C00000&#34;</span><span class=nt>/&gt;</span>
</span></span><span class=line><span class=cl>        <span class=nt>&lt;PARAMETER</span> <span class=na>NAME=</span><span class=s>&#34;C_S00_AXI_HIGHADDR&#34;</span> <span class=na>VALUE=</span><span class=s>&#34;0x43C0FFFF&#34;</span><span class=nt>/&gt;</span>
</span></span><span class=line><span class=cl><span class=nt>&lt;/PARAMETERS&gt;</span>
</span></span></code></pre></td></tr></table></div></div></div><p>最后，在<code>jupyter notebook</code>中，通过<code>Overlay</code>加载<code>.bit</code>文件，通过<code>MMIO</code>读写调用我们的IP功能，演示效果如下：</p><p><img src=https://img.ioyoi.me/202303141250845.webp alt></p><p>为方便调用，我们可以为其封装一个接口，如：</p><div class=highlight><div class=chroma><div class=table-container><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-python data-lang=python><span class=line><span class=cl><span class=k>def</span> <span class=nf>avg</span><span class=p>(</span><span class=n>a</span><span class=p>,</span> <span class=n>b</span><span class=p>):</span>
</span></span><span class=line><span class=cl>    <span class=n>mmio</span> <span class=o>=</span> <span class=n>MMIO</span><span class=p>(</span><span class=mh>0x43c00000</span><span class=p>,</span> <span class=mh>0x10000</span><span class=p>)</span>
</span></span><span class=line><span class=cl>    <span class=n>mmio</span><span class=o>.</span><span class=n>write</span><span class=p>(</span><span class=mh>0x0</span><span class=p>,</span> <span class=n>a</span><span class=p>)</span>
</span></span><span class=line><span class=cl>    <span class=n>mmio</span><span class=o>.</span><span class=n>write</span><span class=p>(</span><span class=mh>0x4</span><span class=p>,</span> <span class=n>b</span><span class=p>)</span>
</span></span><span class=line><span class=cl>    <span class=k>return</span> <span class=n>mmio</span><span class=o>.</span><span class=n>read</span><span class=p>(</span><span class=mh>0x8</span><span class=p>)</span>
</span></span></code></pre></td></tr></table></div></div></div><p><img src=https://img.ioyoi.me/202303141249482.webp alt=image-20230314124949099></p></div></article><div class=post-share><div class=share-items><div class="share-item twitter"><a href="https://twitter.com/share?url=https://ioyoi.me/tech/pynq-1-verilog-ip/&amp;text=PYNQ%e5%ad%a6%e4%b9%a0%c2%b7%e7%ac%ac%e4%b8%80%e4%b8%aaIP%e6%a0%b8&amp;hashtags=pynq,fpga,vivado,tutorial,&amp;via=ShaohangWang" title=分享到「Twitter」 target=_blank rel=noopener><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon twitter-icon"><path d="M459.37 151.716c.325 4.548.325 9.097.325 13.645.0 138.72-105.583 298.558-298.558 298.558-59.452.0-114.68-17.219-161.137-47.106 8.447.974 16.568 1.299 25.34 1.299 49.055.0 94.213-16.568 130.274-44.832-46.132-.975-84.792-31.188-98.112-72.772 6.498.974 12.995 1.624 19.818 1.624 9.421.0 18.843-1.3 27.614-3.573-48.081-9.747-84.143-51.98-84.143-102.985v-1.299c13.969 7.797 30.214 12.67 47.431 13.319-28.264-18.843-46.781-51.005-46.781-87.391.0-19.492 5.197-37.36 14.294-52.954 51.655 63.675 129.3 105.258 216.365 109.807-1.624-7.797-2.599-15.918-2.599-24.04.0-57.828 46.782-104.934 104.934-104.934 30.213.0 57.502 12.67 76.67 33.137 23.715-4.548 46.456-13.32 66.599-25.34-7.798 24.366-24.366 44.833-46.132 57.827 21.117-2.273 41.584-8.122 60.426-16.243-14.292 20.791-32.161 39.308-52.628 54.253z"/></svg></a></div><div class="share-item telegram"><a href="https://t.me/share/url?url=https://ioyoi.me/tech/pynq-1-verilog-ip/&amp;text=PYNQ%e5%ad%a6%e4%b9%a0%c2%b7%e7%ac%ac%e4%b8%80%e4%b8%aaIP%e6%a0%b8" title=分享到「Telegram」 target=_blank rel=noopener><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512" class="icon telegram-icon"><path d="M248 8C111 8 0 119 0 256s111 248 248 248 248-111 248-248S385 8 248 8zm121.8 169.9-40.7 191.8c-3 13.6-11.1 16.9-22.4 10.5l-62-45.7-29.9 28.8c-3.3 3.3-6.1 6.1-12.5 6.1l4.4-63.1 114.9-103.8c5-4.4-1.1-6.9-7.7-2.5l-142 89.4-61.2-19.1c-13.3-4.2-13.6-13.3 2.8-19.7l239.1-92.2c11.1-4 20.8 2.7 17.2 19.5z"/></svg></a></div><div class="share-item weibo"><a href="https://service.weibo.com/share/share.php?&amp;url=https://ioyoi.me/tech/pynq-1-verilog-ip/&amp;title=PYNQ%e5%ad%a6%e4%b9%a0%c2%b7%e7%ac%ac%e4%b8%80%e4%b8%aaIP%e6%a0%b8&amp;pic=https://img.ioyoi.me/202303141228052.webp&amp;searchPic=false" title=分享到「新浪微博」 target=_blank rel=noopener><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon weibo-icon"><path d="M407 177.6c7.6-24-13.4-46.8-37.4-41.7-22 4.8-28.8-28.1-7.1-32.8 50.1-10.9 92.3 37.1 76.5 84.8-6.8 21.2-38.8 10.8-32-10.3zM214.8 446.7C108.5 446.7.0 395.3.0 310.4c0-44.3 28-95.4 76.3-143.7C176 67 279.5 65.8 249.9 161c-4 13.1 12.3 5.7 12.3 6 79.5-33.6 140.5-16.8 114 51.4-3.7 9.4 1.1 10.9 8.3 13.1 135.7 42.3 34.8 215.2-169.7 215.2zm143.7-146.3c-5.4-55.7-78.5-94-163.4-85.7-84.8 8.6-148.8 60.3-143.4 116s78.5 94 163.4 85.7c84.8-8.6 148.8-60.3 143.4-116zM347.9 35.1c-25.9 5.6-16.8 43.7 8.3 38.3 72.3-15.2 134.8 52.8 111.7 124-7.4 24.2 29.1 37 37.4 12 31.9-99.8-55.1-195.9-157.4-174.3zm-78.5 311c-17.1 38.8-66.8 60-109.1 46.3-40.8-13.1-58-53.4-40.3-89.7 17.7-35.4 63.1-55.4 103.4-45.1 42 10.8 63.1 50.2 46 88.5zm-86.3-30c-12.9-5.4-30 .3-38 12.9-8.3 12.9-4.3 28 8.6 34 13.1 6 30.8.3 39.1-12.9 8-13.1 3.7-28.3-9.7-34zm32.6-13.4c-5.1-1.7-11.4.6-14.3 5.4-2.9 5.1-1.4 10.6 3.7 12.9 5.1 2 11.7-.3 14.6-5.4 2.8-5.2 1.1-10.9-4-12.9z"/></svg></a></div><div class="share-item qrcode"><div class=qrcode-container title=通过「二维码」><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512" class="icon qrcode-icon"><path d="M0 224h192V32H0v192zM64 96h64v64H64V96zm192-64v192h192V32H256zm128 128h-64V96h64v64zM0 480h192V288H0v192zm64-128h64v64H64v-64zm352-64h32v128h-96v-32h-32v96h-64V288h96v32h64v-32zm0 160h32v32h-32v-32zm-64 0h32v32h-32v-32z"/></svg><div id=qrcode-img></div></div><script src=https://cdn.jsdelivr.net/npm/qrcode-generator@1.4.4/qrcode.min.js></script>
<script>var typeNumber=0,errorCorrectionLevel="L",qr=qrcode(typeNumber,errorCorrectionLevel);qr.addData("https://ioyoi.me/tech/pynq-1-verilog-ip/"),qr.make(),document.getElementById("qrcode-img").innerHTML=qr.createImgTag()</script></div></div></div><div class=related-posts><h2 class=related-title>相关文章：<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon related-icon"><path d="M256 8C119 8 8 119 8 256s111 248 248 248 248-111 248-248S393 8 256 8zm144 276c0 6.6-5.4 12-12 12h-92v92c0 6.6-5.4 12-12 12h-56c-6.6.0-12-5.4-12-12v-92h-92c-6.6.0-12-5.4-12-12v-56c0-6.6 5.4-12 12-12h92v-92c0-6.6 5.4-12 12-12h56c6.6.0 12 5.4 12 12v92h92c6.6.0 12 5.4 12 12v56z"/></svg></h2><ul class=related-list><li class=related-item><a href=/tech/upgrade-to-caddy2/ class=related-link>升级到Caddy2</a></li><li class=related-item><a href=/tech/simulink-to-c/ class=related-link>Simulink生成C++代码</a></li><li class=related-item><a href=/tech/circuit-diagram-with-python/ class=related-link>使用Python绘制电路图</a></li></ul></div><div class=post-tags><a href=/tags/pynq/ rel=tag class=post-tags-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon tag-icon"><path d="M0 252.118V48C0 21.49 21.49.0 48 0h204.118a48 48 0 0133.941 14.059l211.882 211.882c18.745 18.745 18.745 49.137.0 67.882L293.823 497.941c-18.745 18.745-49.137 18.745-67.882.0L14.059 286.059A48 48 0 010 252.118zM112 64c-26.51.0-48 21.49-48 48s21.49 48 48 48 48-21.49 48-48-21.49-48-48-48z"/></svg>pynq</a>
<a href=/tags/fpga/ rel=tag class=post-tags-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon tag-icon"><path d="M0 252.118V48C0 21.49 21.49.0 48 0h204.118a48 48 0 0133.941 14.059l211.882 211.882c18.745 18.745 18.745 49.137.0 67.882L293.823 497.941c-18.745 18.745-49.137 18.745-67.882.0L14.059 286.059A48 48 0 010 252.118zM112 64c-26.51.0-48 21.49-48 48s21.49 48 48 48 48-21.49 48-48-21.49-48-48-48z"/></svg>fpga</a>
<a href=/tags/vivado/ rel=tag class=post-tags-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon tag-icon"><path d="M0 252.118V48C0 21.49 21.49.0 48 0h204.118a48 48 0 0133.941 14.059l211.882 211.882c18.745 18.745 18.745 49.137.0 67.882L293.823 497.941c-18.745 18.745-49.137 18.745-67.882.0L14.059 286.059A48 48 0 010 252.118zM112 64c-26.51.0-48 21.49-48 48s21.49 48 48 48 48-21.49 48-48-21.49-48-48-48z"/></svg>vivado</a>
<a href=/tags/tutorial/ rel=tag class=post-tags-link><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon tag-icon"><path d="M0 252.118V48C0 21.49 21.49.0 48 0h204.118a48 48 0 0133.941 14.059l211.882 211.882c18.745 18.745 18.745 49.137.0 67.882L293.823 497.941c-18.745 18.745-49.137 18.745-67.882.0L14.059 286.059A48 48 0 010 252.118zM112 64c-26.51.0-48 21.49-48 48s21.49 48 48 48 48-21.49 48-48-21.49-48-48-48z"/></svg>tutorial</a></div><ul class=post-nav><li class=post-nav-prev><a href=/tech/pmsm-1/ rel=prev>&lt; 永磁同步电机的闭环控制·PMSM电机与坐标变换</a></li><li class=post-nav-next><a href=/tech/port-blocking/ rel=next>一劳永逸解决端口封禁问题 ></a></li></ul><div class=load-comments><div id=load-comments>加载评论</div></div><div id=disqus_thread></div></div></main><div id=back-to-top class=back-to-top><a href=#><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512" class="icon arrow-up"><path d="M34.9 289.5l-22.2-22.2c-9.4-9.4-9.4-24.6.0-33.9L207 39c9.4-9.4 24.6-9.4 33.9.0l194.3 194.3c9.4 9.4 9.4 24.6.0 33.9L413 289.4c-9.5 9.5-25 9.3-34.3-.4L264 168.6V456c0 13.3-10.7 24-24 24h-32c-13.3.0-24-10.7-24-24V168.6L69.2 289.1c-9.3 9.8-24.8 10-34.3.4z"/></svg></a></div><footer id=footer class=footer><div class=footer-inner><div class=site-info>©&nbsp;2020–2023&nbsp;<svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" class="icon footer-icon"><path d="M462.3 62.6C407.5 15.9 326 24.3 275.7 76.2L256 96.5l-19.7-20.3C186.1 24.3 104.5 15.9 49.7 62.6c-62.8 53.6-66.1 149.8-9.9 207.9l193.5 199.8c12.5 12.9 32.8 12.9 45.3.0l193.5-199.8c56.3-58.1 53-154.3-9.8-207.9z"/></svg>&nbsp;EvernessW</div><div class=powered-by>Powered by <a href=https://github.com/gohugoio/hugo target=_blank rel=noopener>Hugo</a> | Theme is <a href=https://github.com/reuixiy/hugo-theme-meme target=_blank rel=noopener>MemE</a></div><div class=custom-footer><a href="https://icp.gov.moe/?keyword=20230416" target=_blank rel=noopener>萌ICP备20230416号</a></div></div></footer></div><script>"serviceWorker"in navigator&&window.addEventListener("load",function(){navigator.serviceWorker.register("/sw.js")})</script><script>function loadComments(){if(!document.getElementById("disqus_thread"))return;if(typeof DISQUS=="undefined"){var e=function(){this.page.url="https://ioyoi.me/tech/pynq-1-verilog-ip/",this.page.identifier="/tech/pynq-1-verilog-ip/",this.page.title="PYNQ学习·第一个IP核"};(function(){var t=document,e=t.createElement("script");e.async=!0,e.src="https://ioyoi.disqus.com/embed.js",e.setAttribute("data-timestamp",+new Date),(t.head||t.body).appendChild(e)})()}else DISQUS.reset({reload:!0,config:function(){this.page.url="https://ioyoi.me/tech/pynq-1-verilog-ip/",this.page.identifier="/tech/pynq-1-verilog-ip/",this.page.title="PYNQ学习·第一个IP核"}})}</script><script src=https://cdn.jsdelivr.net/npm/medium-zoom@latest/dist/medium-zoom.min.js></script>
<script>let imgNodes=document.querySelectorAll("div.post-body img");imgNodes=Array.from(imgNodes).filter(e=>e.parentNode.tagName!=="A"),mediumZoom(imgNodes,{background:"hsla(var(--color-bg-h), var(--color-bg-s), var(--color-bg-l), 0.95)"})</script><script src=https://cdn.jsdelivr.net/npm/instant.page@5.1.0/instantpage.min.js type=module defer></script></body></html>