Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed May  8 18:15:45 2024
| Host              : Vulcan running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cpm_qdma_ep_part_wrapper_timing_summary_routed.rpt -pb cpm_qdma_ep_part_wrapper_timing_summary_routed.pb -rpx cpm_qdma_ep_part_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : cpm_qdma_ep_part_wrapper
| Device            : xcvp1202-vsva2785
| Speed File        : -3HP  PRODUCTION 2.04 2023-09-15
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
AVAL-344   Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set  1           
LUTAR-1    Warning   LUT drives async reset alert                16          
TIMING-20  Warning   Non-clocked latch                           1           
CLKC-81    Advisory  XPLL CLKOUT with phase shift drives no IOs  1           
LATCH-1    Advisory  Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 56 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.655    -1948.873                   8521               101003        0.007        0.000                      0               100762        0.010        0.000                       0                 34513  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                              ------------           ----------      --------------
GT_REFCLK1                                                                         {0.000 5.000}          10.000          100.000         
  ch0_rxoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch0_rxoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch0_txoutclk                                                                     {0.000 0.500}          1.000           1000.000        
    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5DPLL1INT_DIVOUT  {0.000 1.000}          2.000           500.000         
      cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/CPM5RCLK1INT0      {0.000 1.000}          2.000           500.000         
  ch0_txoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch1_rxoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch1_rxoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch1_txoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch1_txoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch2_rxoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch2_rxoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch2_txoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch2_txoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch3_rxoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch3_rxoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
  ch3_txoutclk                                                                     {0.000 0.500}          1.000           1000.000        
  ch3_txoutclk_1                                                                   {0.000 0.500}          1.000           1000.000        
clk_pl_0                                                                           {0.000 1.165}          2.330           429.185         
clk_pl_1                                                                           {0.000 2.000}          4.000           250.000         
sys_clk0_0_clk_p[0]                                                                {0.000 2.500}          5.000           200.000         
  bank1_clkout0                                                                    {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]                                                               {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]                                                               {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk                                                          {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                                                                      {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                                                                     {0.000 0.156}          0.312           3200.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                                                                                                                                                                   4.513        0.000                       0                     8  
clk_pl_0                        -0.655    -1948.873                   8521                77687        0.007        0.000                      0                77687        0.010        0.000                       0                 26837  
clk_pl_1                         0.121        0.000                      0                20656        0.024        0.000                      0                20656        1.427        0.000                       0                  7611  
sys_clk0_0_clk_p[0]                                                                                                                                                          2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                              0.234        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                         0.062        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                         0.062        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                    0.251        0.000                       0                    25  
  mc_clk_xpll                                                                                                                                                                0.313        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                               0.062        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            2.734        0.000                      0                   97                                                                        
clk_pl_0      clk_pl_1            1.744        0.000                      0                  144                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 0.027        0.000                      0                 2347        0.098        0.000                      0                 2347  
**async_default**  clk_pl_1           clk_pl_1                 1.796        0.000                      0                   72        0.237        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0      clk_pl_0      
(none)        clk_pl_1      clk_pl_0      
(none)        clk_pl_0      clk_pl_1      
(none)        clk_pl_1      clk_pl_1      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clk_pl_0                                          
(none)                   pll_clk_xpll                                      
(none)                   pll_clktoxphy[0]                                  
(none)                   pll_clktoxphy[2]                                  
(none)                                            bank1_xpll0_fifo_rd_clk  
(none)                                            clk_pl_0                 
(none)                                            clk_pl_1                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/IBUFDS_GTE5_PCIeA1_inst/I }

Check Type        Corner  Lib Pin                          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Min Period        n/a     GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            1.219         10.000      8.781      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
Low Pulse Width   Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
Low Pulse Width   Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK0_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK0_RPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK1_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_LCPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK1_RPLLGTREFCLK0   n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y4  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst2/inst/quad_inst/HSCLK1_RPLLGTREFCLK0
High Pulse Width  Slow    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0
High Pulse Width  Fast    GTYP_QUAD/HSCLK0_LCPLLGTREFCLK0  n/a            0.487         5.000       4.513      GTYP_QUAD_X0Y5  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/gt_quad_inst3/inst/quad_inst/HSCLK0_LCPLLGTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :         8521  Failing Endpoints,  Worst Slack       -0.655ns,  Total Violation    -1948.873ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.655ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.573ns (20.421%)  route 2.233ns (79.579%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 5.107 - 2.330 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.904ns (routing 0.672ns, distribution 2.232ns)
  Clock Net Delay (Destination): 2.732ns (routing 0.592ns, distribution 2.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.904     2.988    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X142Y190       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y190       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.058 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/Q
                         net (fo=4, routed)           0.557     3.615    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/I0
    SLICE_X144Y187       LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.111     3.726 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/LUT5/O
                         net (fo=1, routed)           0.198     3.924    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[17]_INST_0_i_40_1
    SLICE_X144Y187       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.106     4.030 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31/O
                         net (fo=3, routed)           0.459     4.489    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31_n_0
    SLICE_X139Y184       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.073     4.562 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7/O
                         net (fo=5, routed)           0.214     4.776    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7_n_0
    SLICE_X138Y183       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.876 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_13/O
                         net (fo=1, routed)           0.345     5.221    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_13_n_0
    SLICE_X147Y184       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.095     5.316 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.210     5.526    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_2_n_0
    SLICE_X146Y184       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.018     5.544 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0/O
                         net (fo=2, routed)           0.251     5.794    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[19]
    SLICE_X145Y184       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.732     5.107    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X145Y184       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[19]/C
                         clock pessimism              0.112     5.219    
                         clock uncertainty           -0.089     5.130    
    SLICE_X145Y184       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.009     5.139    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          5.139    
                         arrival time                          -5.794    
  -------------------------------------------------------------------
                         slack                                 -0.655    

Slack (VIOLATED) :        -0.654ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][659]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.459ns (14.709%)  route 2.661ns (85.291%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.583ns = ( 4.913 - 2.330 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.672ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.538ns (routing 0.592ns, distribution 1.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.548     2.632    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X140Y178       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][659]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y178       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.704 f  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][659]/Q
                         net (fo=85, routed)          0.322     3.026    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/c2h_mty[1]
    SLICE_X141Y176       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.107     3.133 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[25]_INST_0_i_69/O
                         net (fo=65, routed)          0.659     3.792    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[0]_INST_0_i_35_0
    SLICE_X154Y183       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.102     3.894 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_19/O
                         net (fo=5, routed)           0.329     4.223    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/crc32_gen_i/p_0_in442_in
    SLICE_X148Y183       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.039     4.262 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_51/O
                         net (fo=3, routed)           0.461     4.723    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_51_n_0
    SLICE_X134Y183       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     4.828 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_10/O
                         net (fo=1, routed)           0.406     5.234    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_10_n_0
    SLICE_X144Y185       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.017     5.251 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.214     5.465    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_1_n_0
    SLICE_X144Y185       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.017     5.482 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0/O
                         net (fo=2, routed)           0.270     5.752    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_crc[28]
    SLICE_X145Y186       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.538     4.913    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X145Y186       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[28]/C
                         clock pessimism              0.267     5.180    
                         clock uncertainty           -0.089     5.091    
    SLICE_X145Y186       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.008     5.099    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[28]
  -------------------------------------------------------------------
                         required time                          5.099    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -0.654    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_eop_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 0.558ns (19.522%)  route 2.300ns (80.478%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 4.586 - 2.330 ) 
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.471ns (routing 0.672ns, distribution 1.799ns)
  Clock Net Delay (Destination): 2.211ns (routing 0.592ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.471     2.555    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X127Y218       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_eop_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y218       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.068     2.623 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_eop_ff_reg[0]/Q
                         net (fo=18, routed)          0.265     2.888    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_eop_ff[0]
    SLICE_X128Y219       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     2.993 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/instg_seg_vld_ff[3]_i_20/O
                         net (fo=4, routed)           0.244     3.237    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/instg_seg_vld_ff[3]_i_20_n_0
    SLICE_X129Y219       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.060     3.297 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/instg_seg_vld_ff[3]_i_15/O
                         net (fo=3, routed)           0.206     3.503    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/instg_seg_vld_ff[3]_i_15_n_0
    SLICE_X131Y221       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.073     3.576 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_vld_ff[7]_i_7/O
                         net (fo=2, routed)           0.074     3.650    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_dat_ff_reg[0][0]_3
    SLICE_X131Y221       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     3.697 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_vld_ff[7]_i_2/O
                         net (fo=756, routed)         0.286     3.983    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/no_dnf_in_rdy.in_rdy_reg_3
    SLICE_X131Y221       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.065     4.048 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_3_comp/O
                         net (fo=1, routed)           0.198     4.246    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_3_n_0
    SLICE_X131Y221       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.018     4.264 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/instg_seg_vld_ff[3]_i_1/O
                         net (fo=15, routed)          0.340     4.604    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/E[0]
    SLICE_X136Y220       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.017     4.621 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_vld_ff[7]_i_6/O
                         net (fo=743, routed)         0.624     5.245    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_vld_ff[7]_i_6_n_0
    SLICE_X135Y216       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.105     5.350 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/u_out_fifo/aln_seg_dat_ff[2][95]_i_1/O
                         net (fo=1, routed)           0.063     5.413    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_nxt[2]_25[95]
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.211     4.586    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]/C
                         clock pessimism              0.256     4.842    
                         clock uncertainty           -0.089     4.752    
    SLICE_X135Y216       FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.008     4.760    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]
  -------------------------------------------------------------------
                         required time                          4.760    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.653ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.332ns (14.967%)  route 1.886ns (85.033%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 4.765 - 2.330 ) 
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.155ns (routing 0.672ns, distribution 2.483ns)
  Clock Net Delay (Destination): 2.390ns (routing 0.592ns, distribution 1.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       3.155     3.239    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X145Y184       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y184       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     3.310 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[11]/Q
                         net (fo=3, routed)           0.589     3.899    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[29]_INST_0_i_37/I0
    SLICE_X139Y184       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.070     3.969 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[29]_INST_0_i_37/LUT6/O
                         net (fo=7, routed)           0.423     4.392    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[18]_INST_0_i_2_0
    SLICE_X134Y183       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.057     4.449 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[6]_INST_0_i_5/O
                         net (fo=3, routed)           0.381     4.830    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[6]_INST_0_i_5_n_0
    SLICE_X137Y187       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.026     4.856 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_18/O
                         net (fo=1, routed)           0.196     5.052    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_18_n_0
    SLICE_X136Y188       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.057     5.109 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.103     5.212    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0_i_3_n_0
    SLICE_X136Y188       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.051     5.263 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[31]_INST_0/O
                         net (fo=2, routed)           0.194     5.457    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_crc[31]
    SLICE_X136Y190       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.390     4.765    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X136Y190       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[31]/C
                         clock pessimism              0.119     4.884    
                         clock uncertainty           -0.089     4.795    
    SLICE_X136Y190       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.010     4.805    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[31]
  -------------------------------------------------------------------
                         required time                          4.805    
                         arrival time                          -5.457    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.652ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][659]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.459ns (14.899%)  route 2.622ns (85.101%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 4.873 - 2.330 ) 
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.672ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.498ns (routing 0.592ns, distribution 1.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.548     2.632    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X140Y178       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][659]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y178       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.072     2.704 f  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][659]/Q
                         net (fo=85, routed)          0.322     3.026    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/c2h_mty[1]
    SLICE_X141Y176       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.107     3.133 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[25]_INST_0_i_69/O
                         net (fo=65, routed)          0.659     3.792    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[0]_INST_0_i_35_0
    SLICE_X154Y183       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.102     3.894 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_19/O
                         net (fo=5, routed)           0.329     4.223    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/crc32_gen_i/p_0_in442_in
    SLICE_X148Y183       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.039     4.262 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_51/O
                         net (fo=3, routed)           0.461     4.723    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_51_n_0
    SLICE_X134Y183       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     4.828 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_10/O
                         net (fo=1, routed)           0.406     5.234    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_10_n_0
    SLICE_X144Y185       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.017     5.251 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.214     5.465    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0_i_1_n_0
    SLICE_X144Y185       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.017     5.482 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[28]_INST_0/O
                         net (fo=2, routed)           0.230     5.712    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[28]
    SLICE_X144Y185       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.498     4.873    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X144Y185       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[28]/C
                         clock pessimism              0.267     5.140    
                         clock uncertainty           -0.089     5.051    
    SLICE_X144Y185       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.010     5.061    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          5.061    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 -0.652    

Slack (VIOLATED) :        -0.651ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.573ns (20.327%)  route 2.246ns (79.673%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns = ( 5.123 - 2.330 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.904ns (routing 0.672ns, distribution 2.232ns)
  Clock Net Delay (Destination): 2.748ns (routing 0.592ns, distribution 2.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.904     2.988    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X142Y190       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y190       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.058 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/Q
                         net (fo=4, routed)           0.557     3.615    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/I0
    SLICE_X144Y187       LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.111     3.726 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/LUT5/O
                         net (fo=1, routed)           0.198     3.924    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[17]_INST_0_i_40_1
    SLICE_X144Y187       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.106     4.030 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31/O
                         net (fo=3, routed)           0.459     4.489    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31_n_0
    SLICE_X139Y184       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.073     4.562 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7/O
                         net (fo=5, routed)           0.214     4.776    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7_n_0
    SLICE_X138Y183       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     4.876 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_13/O
                         net (fo=1, routed)           0.345     5.221    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_13_n_0
    SLICE_X147Y184       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.095     5.316 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.210     5.526    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0_i_2_n_0
    SLICE_X146Y184       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.018     5.544 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[19]_INST_0/O
                         net (fo=2, routed)           0.264     5.807    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_crc[19]
    SLICE_X146Y184       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.748     5.123    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X146Y184       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[19]/C
                         clock pessimism              0.112     5.236    
                         clock uncertainty           -0.089     5.146    
    SLICE_X146Y184       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.010     5.156    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[19]
  -------------------------------------------------------------------
                         required time                          5.156    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                 -0.651    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/free_cnts_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.575ns (19.671%)  route 2.348ns (80.329%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 4.711 - 2.330 ) 
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.541ns (routing 0.672ns, distribution 1.869ns)
  Clock Net Delay (Destination): 2.336ns (routing 0.592ns, distribution 1.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.541     2.625    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/user_clk
    SLICE_X143Y177       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/free_cnts_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y177       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     2.694 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/free_cnts_reg[25]/Q
                         net (fo=29, routed)          0.360     3.054    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[20]_INST_0_i_35/I0
    SLICE_X140Y172       LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.107     3.161 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[20]_INST_0_i_35/LUT5/O
                         net (fo=3, routed)           0.532     3.693    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tdata[408]
    SLICE_X148Y180       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.098     3.791 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[22]_INST_0_i_48/O
                         net (fo=6, routed)           0.410     4.201    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[22]_INST_0_i_48_n_0
    SLICE_X135Y181       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.096     4.297 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0_i_46/O
                         net (fo=2, routed)           0.374     4.672    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0_i_46_n_0
    SLICE_X139Y182       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.063     4.735 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0_i_15/O
                         net (fo=1, routed)           0.364     5.099    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0_i_15_n_0
    SLICE_X147Y183       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.094     5.193 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.075     5.268    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0_i_3_n_0
    SLICE_X147Y183       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.048     5.316 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[21]_INST_0/O
                         net (fo=2, routed)           0.232     5.548    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[21]
    SLICE_X147Y183       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.336     4.711    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X147Y183       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[21]/C
                         clock pessimism              0.267     4.978    
                         clock uncertainty           -0.089     4.889    
    SLICE_X147Y183       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.009     4.898    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.353ns (14.421%)  route 2.095ns (85.579%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.520ns = ( 4.850 - 2.330 ) 
    Source Clock Delay      (SCD):    3.239ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.155ns (routing 0.672ns, distribution 2.483ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.592ns, distribution 1.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       3.155     3.239    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X145Y184       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y184       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     3.310 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[11]/Q
                         net (fo=3, routed)           0.589     3.899    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[29]_INST_0_i_37/I0
    SLICE_X139Y184       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.070     3.969 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[29]_INST_0_i_37/LUT6/O
                         net (fo=7, routed)           0.423     4.392    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[18]_INST_0_i_2_0
    SLICE_X134Y183       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.057     4.449 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[6]_INST_0_i_5/O
                         net (fo=3, routed)           0.222     4.671    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[6]_INST_0_i_5_n_0
    SLICE_X135Y185       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.063     4.734 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[4]_INST_0_i_25/O
                         net (fo=1, routed)           0.323     5.057    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[4]_INST_0_i_25_n_0
    SLICE_X139Y187       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.016     5.073 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.278     5.351    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[4]_INST_0_i_4_n_0
    SLICE_X143Y185       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.076     5.427 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[4]_INST_0/O
                         net (fo=2, routed)           0.260     5.687    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[4]
    SLICE_X142Y186       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.475     4.850    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X142Y186       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[4]/C
                         clock pessimism              0.267     5.117    
                         clock uncertainty           -0.089     5.028    
    SLICE_X142Y186       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.009     5.037    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.037    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/user_control_i/user_l3fwd_en_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.452ns (15.126%)  route 2.536ns (84.874%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 4.749 - 2.330 ) 
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.543ns (routing 0.672ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.374ns (routing 0.592ns, distribution 1.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.543     2.627    dma1_qdma_app_i/user_control_i/user_clk
    SLICE_X142Y180       FDRE                                         r  dma1_qdma_app_i/user_control_i/user_l3fwd_en_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y180       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.072     2.699 r  dma1_qdma_app_i/user_control_i/user_l3fwd_en_reg_replica_1/Q
                         net (fo=289, routed)         0.558     3.257    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]_INST_0_i_57/I2
    SLICE_X147Y179       LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.103     3.360 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[30]_INST_0_i_57/LUT5/O
                         net (fo=3, routed)           0.343     3.703    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tdata[44]
    SLICE_X145Y181       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.108     3.811 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[29]_INST_0_i_65/O
                         net (fo=5, routed)           0.415     4.226    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[11]_INST_0_i_15
    SLICE_X140Y189       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.017     4.243 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[11]_INST_0_i_28/O
                         net (fo=3, routed)           0.396     4.640    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[11]_INST_0_i_3_0
    SLICE_X135Y183       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.021     4.661 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[7]_INST_0_i_5/O
                         net (fo=2, routed)           0.417     5.078    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[7]_INST_0_i_5_n_0
    SLICE_X143Y186       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.115     5.193 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.162     5.355    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[7]_INST_0_i_1_n_0
    SLICE_X141Y186       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.016     5.371 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[7]_INST_0/O
                         net (fo=2, routed)           0.244     5.615    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[7]
    SLICE_X143Y187       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.374     4.749    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X143Y187       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[7]/C
                         clock pessimism              0.297     5.046    
                         clock uncertainty           -0.089     4.956    
    SLICE_X143Y187       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.009     4.965    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.965    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.649ns  (required time - arrival time)
  Source:                 dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.567ns (22.051%)  route 2.004ns (77.949%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 4.877 - 2.330 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.904ns (routing 0.672ns, distribution 2.232ns)
  Clock Net Delay (Destination): 2.502ns (routing 0.592ns, distribution 1.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.904     2.988    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X142Y190       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y190       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.058 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[30]/Q
                         net (fo=4, routed)           0.557     3.615    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/I0
    SLICE_X144Y187       LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.111     3.726 r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[30]_INST_0_i_37/LUT5/O
                         net (fo=1, routed)           0.198     3.924    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[17]_INST_0_i_40_1
    SLICE_X144Y187       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.106     4.030 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31/O
                         net (fo=3, routed)           0.459     4.489    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_31_n_0
    SLICE_X139Y184       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.073     4.562 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7/O
                         net (fo=5, routed)           0.160     4.721    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[26]_INST_0_i_7_n_0
    SLICE_X139Y185       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.045     4.766 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[23]_INST_0_i_7/O
                         net (fo=2, routed)           0.149     4.915    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[23]_INST_0_i_7_n_0
    SLICE_X140Y185       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.099     5.014 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.152     5.166    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[23]_INST_0_i_2_n_0
    SLICE_X141Y185       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.063     5.229 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[23]_INST_0/O
                         net (fo=2, routed)           0.331     5.560    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/s_axis_c2h_tcrc[23]
    SLICE_X140Y185       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.502     4.877    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/user_clk
    SLICE_X140Y185       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[23]/C
                         clock pessimism              0.112     4.990    
                         clock uncertainty           -0.089     4.900    
    SLICE_X140Y185       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.010     4.910    dma1_qdma_app_i/axi_st_module_i/crc32_gen_i/crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 -0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.115ns (24.360%)  route 0.357ns (75.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.629ns (routing 0.422ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.498ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.629     1.665    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/clk
    SLICE_X142Y196       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y196       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.046     1.711 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/Q
                         net (fo=3, routed)           0.106     1.817    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/D[522]
    SLICE_X143Y196       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.048     1.865 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3/O
                         net (fo=1079, routed)        0.024     1.889    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0
    SLICE_X143Y196       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     1.910 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0/O
                         net (fo=585, routed)         0.227     2.137    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_tready
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.288     2.359    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[17]/C
                         clock pessimism             -0.254     2.105    
    SLICE_X141Y188       FDRE (Hold_AFF2_SLICEM_C_CE)
                                                      0.026     2.131    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_data_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.059ns (11.016%)  route 0.477ns (88.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.143ns (routing 0.592ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.766ns (routing 0.672ns, distribution 2.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.143     2.188    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X145Y193       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_data_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y193       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.059     2.247 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_data_reg[72]/Q
                         net (fo=4, routed)           0.477     2.724    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[511]_0[72]
    SLICE_X122Y203       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.766     2.850    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X122Y203       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[72]/C
                         clock pessimism             -0.172     2.678    
    SLICE_X122Y203       FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.036     2.714    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.115ns (24.251%)  route 0.359ns (75.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.629ns (routing 0.422ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.498ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.629     1.665    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/clk
    SLICE_X142Y196       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y196       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.046     1.711 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/Q
                         net (fo=3, routed)           0.106     1.817    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/D[522]
    SLICE_X143Y196       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.048     1.865 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3/O
                         net (fo=1079, routed)        0.024     1.889    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0
    SLICE_X143Y196       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     1.910 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0/O
                         net (fo=585, routed)         0.229     2.139    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_tready
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.288     2.359    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]/C
                         clock pessimism             -0.254     2.105    
    SLICE_X141Y188       FDRE (Hold_CFF2_SLICEM_C_CE)
                                                      0.025     2.130    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/tl_data_reg[499]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.060ns (12.346%)  route 0.426ns (87.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.139ns (routing 0.592ns, distribution 1.547ns)
  Clock Net Delay (Destination): 2.712ns (routing 0.672ns, distribution 2.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.139     2.184    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/clk
    SLICE_X127Y241       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/tl_data_reg[499]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y241       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.060     2.244 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/tl_data_reg[499]/Q
                         net (fo=1, routed)           0.426     2.670    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_pre[seg_c2h_axis][data][seg_data][3][107]
    SLICE_X101Y241       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.712     2.796    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X101Y241       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][107]/C
                         clock pessimism             -0.172     2.624    
    SLICE_X101Y241       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.036     2.660    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][107]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/tl_data_reg[516]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][124]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.060ns (12.146%)  route 0.434ns (87.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.131ns (routing 0.592ns, distribution 1.539ns)
  Clock Net Delay (Destination): 2.712ns (routing 0.672ns, distribution 2.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.131     2.176    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/clk
    SLICE_X127Y238       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/tl_data_reg[516]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y238       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.060     2.236 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_axis_c2h_tl_mst/tl_data_reg[516]/Q
                         net (fo=1, routed)           0.434     2.670    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_pre[seg_c2h_axis][data][seg_data][3][124]
    SLICE_X101Y241       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.712     2.796    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X101Y241       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][124]/C
                         clock pessimism             -0.172     2.624    
    SLICE_X101Y241       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.036     2.660    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/fab_in_reg[seg_c2h_axis][data][seg_data][3][124]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dma1_qdma_app_i/user_control_i/user_l3fwd_en_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.100ns (14.718%)  route 0.579ns (85.282%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.572ns (routing 0.422ns, distribution 1.150ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.498ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.572     1.608    dma1_qdma_app_i/user_control_i/user_clk
    SLICE_X140Y174       FDRE                                         r  dma1_qdma_app_i/user_control_i/user_l3fwd_en_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y174       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.046     1.654 r  dma1_qdma_app_i/user_control_i/user_l3fwd_en_reg_replica/Q
                         net (fo=205, routed)         0.288     1.942    dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[6]_INST_0_i_30/I2
    SLICE_X135Y178       LUT5 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.054     1.996 r  dma1_qdma_app_i/axi_st_module_i/l3fwd_cntr_i/s_axis_c2h_tcrc[6]_INST_0_i_30/LUT5/O
                         net (fo=3, routed)           0.292     2.288    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_data[tdata][11]
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.288     2.359    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]/C
                         clock pessimism             -0.111     2.248    
    SLICE_X141Y188       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.030     2.278    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_data_reg[398]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[398]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.061ns (11.494%)  route 0.470ns (88.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.142ns (routing 0.592ns, distribution 1.550ns)
  Clock Net Delay (Destination): 2.759ns (routing 0.672ns, distribution 2.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.142     2.187    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X145Y190       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_data_reg[398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y190       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.061     2.248 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_data_reg[398]/Q
                         net (fo=5, routed)           0.470     2.718    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[511]_0[398]
    SLICE_X116Y203       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.759     2.843    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X116Y203       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[398]/C
                         clock pessimism             -0.172     2.672    
    SLICE_X116Y203       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.036     2.708    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[398]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_data_reg[413]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[2][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.134ns (27.143%)  route 0.360ns (72.857%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.828ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.163ns (routing 0.592ns, distribution 1.571ns)
  Clock Net Delay (Destination): 2.744ns (routing 0.672ns, distribution 2.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.163     2.208    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X130Y194       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_data_reg[413]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y194       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.061     2.269 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_data_reg[413]/Q
                         net (fo=6, routed)           0.321     2.590    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/Q[157]
    SLICE_X122Y220       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.036     2.626 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data[2][29]_i_3/O
                         net (fo=1, routed)           0.009     2.635    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data[2][29]_i_3_n_0
    SLICE_X122Y220       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.037     2.672 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data[2][29]_i_1/O
                         net (fo=1, routed)           0.030     2.702    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[2][127]_0[29]
    SLICE_X122Y220       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.744     2.828    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/clk
    SLICE_X122Y220       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[2][29]/C
                         clock pessimism             -0.172     2.657    
    SLICE_X122Y220       FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     2.692    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_data_reg[326]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[0][70]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.090ns (18.769%)  route 0.390ns (81.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      2.150ns (routing 0.592ns, distribution 1.558ns)
  Clock Net Delay (Destination): 2.716ns (routing 0.672ns, distribution 2.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.150     2.195    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X129Y201       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_data_reg[326]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y201       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.062     2.257 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_data_reg[326]/Q
                         net (fo=6, routed)           0.361     2.618    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/c2h_axis_inb_conv_out_data[326]
    SLICE_X119Y231       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.028     2.646 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data[0][70]_i_1/O
                         net (fo=1, routed)           0.029     2.675    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[0][127]_0[70]
    SLICE_X119Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[0][70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.716     2.800    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/clk
    SLICE_X119Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[0][70]/C
                         clock pessimism             -0.172     2.628    
    SLICE_X119Y231       FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.036     2.664    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/buf_data_reg[0][70]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.115ns (24.263%)  route 0.359ns (75.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Net Delay (Source):      1.629ns (routing 0.422ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.288ns (routing 0.498ns, distribution 1.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.629     1.665    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/clk
    SLICE_X142Y196       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y196       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.046     1.711 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/seg_vld_reg[2]/Q
                         net (fo=3, routed)           0.106     1.817    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/D[522]
    SLICE_X143Y196       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.048     1.865 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3/O
                         net (fo=1079, routed)        0.024     1.889    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0_i_3_n_0
    SLICE_X143Y196       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.021     1.910 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_segmenter/s_axis_mdma_c2h_tready_INST_0/O
                         net (fo=585, routed)         0.229     2.139    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/s_axis_mdma_c2h_tready
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.288     2.359    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/clk
    SLICE_X141Y188       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[12]/C
                         clock pessimism             -0.254     2.105    
    SLICE_X141Y188       FDRE (Hold_EFF_SLICEM_C_CE)
                                                      0.024     2.129    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 1.165 }
Period(ns):         2.330
Sources:            { cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     CPM5/PLCPM5DMA1USERCLK  n/a            2.309         2.330       0.021      CPM5_X0Y0        cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5DMA1USERCLK
Min Period        n/a     PS9/MAXIGP0ACLK         n/a            2.222         2.330       0.108      PS9_X0Y0         cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     NOC_NSU512/CLK          n/a            1.852         2.330       0.478      NOC_NSU512_X3Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK          n/a            1.852         2.330       0.478      NOC_NSU512_X1Y6  cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     NOC_NSU512/CLK          n/a            1.852         2.330       0.478      NOC_NSU512_X2Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     URAM288E5/CLK           n/a            1.667         2.330       0.663      URAM288_X3Y46    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK           n/a            1.667         2.330       0.663      URAM288_X3Y43    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_1/CLK
Min Period        n/a     URAM288E5/CLK           n/a            1.667         2.330       0.663      URAM288_X3Y48    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_2/CLK
Min Period        n/a     URAM288E5/CLK           n/a            1.667         2.330       0.663      URAM288_X3Y52    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_3/CLK
Min Period        n/a     URAM288E5/CLK           n/a            1.667         2.330       0.663      URAM288_X3Y45    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_uram_4/CLK
Low Pulse Width   Slow    CPM5/PLCPM5DMA1USERCLK  n/a            1.155         1.165       0.010      CPM5_X0Y0        cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5DMA1USERCLK
Low Pulse Width   Fast    CPM5/PLCPM5DMA1USERCLK  n/a            1.155         1.165       0.010      CPM5_X0Y0        cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5DMA1USERCLK
Low Pulse Width   Slow    PS9/MAXIGP0ACLK         n/a            1.111         1.165       0.054      PS9_X0Y0         cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK         n/a            1.111         1.165       0.054      PS9_X0Y0         cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X3Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X3Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X1Y6  cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X1Y6  cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X2Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X2Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    CPM5/PLCPM5DMA1USERCLK  n/a            1.155         1.165       0.010      CPM5_X0Y0        cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5DMA1USERCLK
High Pulse Width  Slow    CPM5/PLCPM5DMA1USERCLK  n/a            1.155         1.165       0.010      CPM5_X0Y0        cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/CPM_INST/PLCPM5DMA1USERCLK
High Pulse Width  Slow    PS9/MAXIGP0ACLK         n/a            1.111         1.165       0.054      PS9_X0Y0         cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK         n/a            1.111         1.165       0.054      PS9_X0Y0         cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X3Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X3Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M00_AXI_nsu/bd_8dca_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X1Y6  cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X1Y6  cpm_qdma_ep_part_i/axi_noc_0/inst/M01_AXI_nsu/bd_8dca_M01_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X2Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK          n/a            0.926         1.165       0.239      NOC_NSU512_X2Y5  cpm_qdma_ep_part_i/axi_noc_0/inst/M02_AXI_nsu/bd_8dca_M02_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/EN_B
                            (rising edge-triggered cell URAM288E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.636ns (19.192%)  route 2.678ns (80.808%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 6.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 0.908ns, distribution 2.033ns)
  Clock Net Delay (Destination): 2.488ns (routing 0.796ns, distribution 1.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.941     3.025    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X228Y220       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y220       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.095 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1]/Q
                         net (fo=100, routed)         0.476     3.571    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/intv_mem\\.wad[1]
    SLICE_X238Y206       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.099     3.670 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.251     3.921    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_120_n_0
    SLICE_X237Y208       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.101     4.022 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_61/O
                         net (fo=1, routed)           0.348     4.370    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_61_n_0
    SLICE_X230Y216       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.094     4.464 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.240     4.704    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_18_n_0
    SLICE_X228Y218       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.076     4.780 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_8/O
                         net (fo=2, routed)           0.545     5.325    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/i_msg_status
    SLICE_X231Y256       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.107     5.432 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_5/O
                         net (fo=3, routed)           0.074     5.506    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_5_n_0
    SLICE_X231Y256       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.047     5.553 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[0].pfq_push[0]_i_3/O
                         net (fo=4, routed)           0.366     5.919    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/o_msg_status
    SLICE_X230Y248       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.042     5.961 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_MSG_MEM_URAM.u_msg_mem_bram_i_1/O
                         net (fo=2, routed)           0.378     6.339    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/ena
    URAM288_X5Y62        URAM288E5                                    r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/EN_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.488     6.533    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/clka
    URAM288_X5Y62        URAM288E5                                    r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
                         clock pessimism              0.305     6.838    
                         clock uncertainty           -0.089     6.749    
    URAM288_X5Y62        URAM288E5 (Setup_URAM288_CLK_EN_B)
                                                     -0.289     6.460    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/EN_B
                            (rising edge-triggered cell URAM288E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.636ns (19.556%)  route 2.616ns (80.444%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 6.545 - 4.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 0.908ns, distribution 2.033ns)
  Clock Net Delay (Destination): 2.500ns (routing 0.796ns, distribution 1.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.941     3.025    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X228Y220       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X228Y220       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.095 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/target_fn_reg[1]/Q
                         net (fo=100, routed)         0.476     3.571    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/intv_mem\\.wad[1]
    SLICE_X238Y206       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.099     3.670 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_120/O
                         net (fo=1, routed)           0.251     3.921    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_120_n_0
    SLICE_X237Y208       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.101     4.022 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_61/O
                         net (fo=1, routed)           0.348     4.370    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_61_n_0
    SLICE_X230Y216       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.094     4.464 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.240     4.704    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_18_n_0
    SLICE_X228Y218       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.076     4.780 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_8/O
                         net (fo=2, routed)           0.545     5.325    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/i_msg_status
    SLICE_X231Y256       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.107     5.432 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_5/O
                         net (fo=3, routed)           0.074     5.506    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/S_AXI_0_bresp[1]_INST_0_i_5_n_0
    SLICE_X231Y256       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.047     5.553 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFQ_PUSH[0].pfq_push[0]_i_3/O
                         net (fo=4, routed)           0.366     5.919    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/o_msg_status
    SLICE_X230Y248       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.042     5.961 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_MSG_MEM_URAM.u_msg_mem_bram_i_1/O
                         net (fo=2, routed)           0.316     6.277    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/ena
    URAM288_X5Y63        URAM288E5                                    r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/EN_B
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.500     6.545    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/clka
    URAM288_X5Y63        URAM288E5                                    r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
                         clock pessimism              0.305     6.850    
                         clock uncertainty           -0.089     6.761    
    URAM288_X5Y63        URAM288E5 (Setup_URAM288_CLK_EN_B)
                                                     -0.289     6.472    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.343ns (11.088%)  route 2.751ns (88.912%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.320 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.796ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.844     5.572    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X207Y251       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096     5.668 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[240]_i_2/O
                         net (fo=16, routed)          0.401     6.070    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[240]_i_2_n_0
    SLICE_X203Y248       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.072     6.142 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[144]_i_1/O
                         net (fo=1, routed)           0.042     6.184    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[144]_i_1_n_0
    SLICE_X203Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     6.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X203Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[144]/C
                         clock pessimism              0.238     6.558    
                         clock uncertainty           -0.089     6.469    
    SLICE_X203Y248       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.009     6.478    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[144]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[160]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.339ns (10.973%)  route 2.751ns (89.027%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 6.320 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.275ns (routing 0.796ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.844     5.572    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X207Y251       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096     5.668 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[240]_i_2/O
                         net (fo=16, routed)          0.401     6.070    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[240]_i_2_n_0
    SLICE_X203Y248       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.068     6.138 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[160]_i_1/O
                         net (fo=1, routed)           0.042     6.180    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[160]_i_1_n_0
    SLICE_X203Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[160]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     6.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X203Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[160]/C
                         clock pessimism              0.238     6.558    
                         clock uncertainty           -0.089     6.469    
    SLICE_X203Y248       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.009     6.478    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[160]
  -------------------------------------------------------------------
                         required time                          6.478    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 0.744ns (21.248%)  route 2.758ns (78.752%))
  Logic Levels:           8  (LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 6.655 - 4.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.947ns (routing 0.908ns, distribution 2.039ns)
  Clock Net Delay (Destination): 2.610ns (routing 0.796ns, distribution 1.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.947     3.031    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X233Y253       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X233Y253       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     3.102 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_cmd_reg[0]/Q
                         net (fo=5, routed)           0.196     3.297    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/cur_cmd[0]
    SLICE_X232Y253       LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.107     3.404 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_rdata[31]_i_3/O
                         net (fo=94, routed)          0.320     3.724    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_reg_ofst2
    SLICE_X230Y249       LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.118     3.842 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_15/O
                         net (fo=8, routed)           0.387     4.229    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/bin[1]
    SLICE_X238Y247       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.106     4.335 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_9/O
                         net (fo=4, routed)           0.302     4.637    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][31]_i_9_n_0
    SLICE_X241Y245       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.114     4.751 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_status[15][7][23]_i_1/O
                         net (fo=129, routed)         0.578     5.329    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_data_nxt[23]
    SLICE_X247Y220       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.042     5.371 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[15][7]_i_13/O
                         net (fo=1, routed)           0.016     5.387    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[15][7]_i_13_n_0
    SLICE_X247Y220       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.053     5.440 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[15][7]_i_9/O
                         net (fo=1, routed)           0.208     5.648    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[15][7]_i_9_n_0
    SLICE_X247Y220       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.063     5.711 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[15][7]_i_2/O
                         net (fo=128, routed)         0.473     6.184    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[15][7]_i_2_n_0
    SLICE_X241Y218       LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.070     6.254 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[11][1]_i_1/O
                         net (fo=1, routed)           0.278     6.532    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect[11][1]_i_1_n_0
    SLICE_X241Y218       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.610     6.655    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X241Y218       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect_reg[11][1]/C
                         clock pessimism              0.305     6.960    
                         clock uncertainty           -0.089     6.871    
    SLICE_X241Y218       FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.008     6.879    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pf_ack_vect_reg[11][1]
  -------------------------------------------------------------------
                         required time                          6.879    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.362ns (10.848%)  route 2.975ns (89.152%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.605ns (routing 0.796ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.948     5.676    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X206Y249       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.069     5.745 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[250]_i_2/O
                         net (fo=16, routed)          0.523     6.267    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[250]_i_2_n_0
    SLICE_X216Y250       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.118     6.385 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[106]_i_1/O
                         net (fo=1, routed)           0.042     6.427    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[106]_i_1_n_0
    SLICE_X216Y250       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.605     6.650    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X216Y250       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[106]/C
                         clock pessimism              0.232     6.882    
                         clock uncertainty           -0.089     6.793    
    SLICE_X216Y250       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.010     6.803    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[106]
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.355ns (10.660%)  route 2.975ns (89.340%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.605ns (routing 0.796ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.948     5.676    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X206Y249       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.069     5.745 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[250]_i_2/O
                         net (fo=16, routed)          0.523     6.267    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[250]_i_2_n_0
    SLICE_X216Y250       LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.111     6.378 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[90]_i_1/O
                         net (fo=1, routed)           0.042     6.420    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[90]_i_1_n_0
    SLICE_X216Y250       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.605     6.650    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X216Y250       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[90]/C
                         clock pessimism              0.232     6.882    
                         clock uncertainty           -0.089     6.793    
    SLICE_X216Y250       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.010     6.803    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[90]
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -6.420    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[221]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.398ns (11.955%)  route 2.931ns (88.045%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 6.651 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.606ns (routing 0.796ns, distribution 1.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.979     5.707    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X209Y249       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.114     5.821 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[253]_i_2/O
                         net (fo=16, routed)          0.444     6.264    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[253]_i_2_n_0
    SLICE_X212Y248       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.109     6.373 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[221]_i_1/O
                         net (fo=1, routed)           0.046     6.419    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[221]_i_1_n_0
    SLICE_X212Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[221]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.606     6.651    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X212Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[221]/C
                         clock pessimism              0.232     6.883    
                         clock uncertainty           -0.089     6.794    
    SLICE_X212Y248       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.010     6.804    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[221]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.320ns (9.658%)  route 2.993ns (90.342%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 6.647 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.602ns (routing 0.796ns, distribution 1.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.962     5.690    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X206Y249       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.025     5.715 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[248]_i_2/O
                         net (fo=16, routed)          0.527     6.242    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[248]_i_2_n_0
    SLICE_X209Y252       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.120     6.362 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[24]_i_1/O
                         net (fo=1, routed)           0.042     6.404    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[24]_i_1_n_0
    SLICE_X209Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.602     6.647    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X209Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[24]/C
                         clock pessimism              0.232     6.879    
                         clock uncertainty           -0.089     6.790    
    SLICE_X209Y252       FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.009     6.799    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          6.799    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.388ns (11.708%)  route 2.926ns (88.292%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 6.651 - 4.000 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 0.908ns, distribution 2.098ns)
  Clock Net Delay (Destination): 2.606ns (routing 0.796ns, distribution 1.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.006     3.090    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X70Y241        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     3.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]/Q
                         net (fo=72, routed)          0.463     3.623    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_cur_state_reg[4]_0[1]
    SLICE_X72Y241        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.105     3.728 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done_reg_i_1/O
                         net (fo=19, routed)          1.979     5.707    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_done
    SLICE_X209Y249       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.114     5.821 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[253]_i_2/O
                         net (fo=16, routed)          0.444     6.264    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[253]_i_2_n_0
    SLICE_X212Y248       LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.099     6.363 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[237]_i_1/O
                         net (fo=1, routed)           0.041     6.404    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[237]_i_1_n_0
    SLICE_X212Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.606     6.651    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X212Y248       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[237]/C
                         clock pessimism              0.232     6.883    
                         clock uncertainty           -0.089     6.794    
    SLICE_X212Y248       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.010     6.804    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[237]
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.112ns (18.855%)  route 0.482ns (81.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.966ns (routing 0.908ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X203Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y246       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.061     2.381 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep/Q
                         net (fo=68, routed)          0.456     2.837    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep_n_0
    SLICE_X205Y251       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     2.888 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[37]_i_1/O
                         net (fo=1, routed)           0.026     2.914    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[37]_i_1_n_0
    SLICE_X205Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.966     3.050    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X205Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[37]/C
                         clock pessimism             -0.195     2.855    
    SLICE_X205Y251       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.035     2.890    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.117ns (19.532%)  route 0.482ns (80.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.966ns (routing 0.908ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X203Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y246       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.061     2.381 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep/Q
                         net (fo=68, routed)          0.456     2.837    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep_n_0
    SLICE_X205Y251       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.056     2.893 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[21]_i_1/O
                         net (fo=1, routed)           0.026     2.919    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[21]_i_1_n_0
    SLICE_X205Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.966     3.050    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X205Y251       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[21]/C
                         clock pessimism             -0.195     2.855    
    SLICE_X205Y251       FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.035     2.890    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.153ns (25.413%)  route 0.449ns (74.587%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.966ns (routing 0.908ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X190Y242       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y242       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.062     2.382 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/Q
                         net (fo=18, routed)          0.123     2.504    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg[4]
    SLICE_X194Y242       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.011     2.515 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_3/O
                         net (fo=30, routed)          0.299     2.815    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_3_n_0
    SLICE_X207Y249       LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.080     2.895 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[15]_i_1/O
                         net (fo=1, routed)           0.027     2.922    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[15]_i_1_n_0
    SLICE_X207Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.966     3.050    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X207Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[15]/C
                         clock pessimism             -0.195     2.855    
    SLICE_X207Y249       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.036     2.891    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.046ns (30.012%)  route 0.107ns (69.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      1.814ns (routing 0.555ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.663ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.814     1.850    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/axi_aclk
    SLICE_X218Y235       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y235       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.046     1.896 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[1]/Q
                         net (fo=8, routed)           0.107     2.003    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[1]
    SLICE_X220Y235       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.138     2.209    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/axi_aclk
    SLICE_X220Y235       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[1]/C
                         clock pessimism             -0.269     1.940    
    SLICE_X220Y235       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.031     1.971    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.168ns (27.332%)  route 0.447ns (72.668%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.062ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.978ns (routing 0.908ns, distribution 2.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X190Y242       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y242       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.380 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[0]/Q
                         net (fo=18, routed)          0.370     2.750    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg[0]
    SLICE_X206Y249       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.067     2.817 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[250]_i_2/O
                         net (fo=16, routed)          0.048     2.865    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[250]_i_2_n_0
    SLICE_X206Y249       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.041     2.906 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[10]_i_1/O
                         net (fo=1, routed)           0.029     2.935    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[10]_i_1_n_0
    SLICE_X206Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.978     3.062    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X206Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[10]/C
                         clock pessimism             -0.195     2.867    
    SLICE_X206Y249       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.035     2.902    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.152ns (25.163%)  route 0.452ns (74.838%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.966ns (routing 0.908ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X190Y242       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y242       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.062     2.382 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/Q
                         net (fo=18, routed)          0.123     2.504    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg[4]
    SLICE_X194Y242       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.011     2.515 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_3/O
                         net (fo=30, routed)          0.304     2.819    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_3_n_0
    SLICE_X207Y249       LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.079     2.898 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[13]_i_1/O
                         net (fo=1, routed)           0.026     2.924    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[13]_i_1_n_0
    SLICE_X207Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.966     3.050    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X207Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[13]/C
                         clock pessimism             -0.195     2.855    
    SLICE_X207Y249       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.036     2.891    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.133ns (22.648%)  route 0.454ns (77.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.948ns (routing 0.908ns, distribution 2.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X203Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y246       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.062     2.382 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__1/Q
                         net (fo=68, routed)          0.428     2.810    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__1_n_0
    SLICE_X207Y247       LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.071     2.881 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[172]_i_1/O
                         net (fo=1, routed)           0.026     2.907    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[172]_i_1_n_0
    SLICE_X207Y247       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.948     3.032    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X207Y247       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[172]/C
                         clock pessimism             -0.195     2.837    
    SLICE_X207Y247       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.036     2.873    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[172]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.132ns (21.850%)  route 0.472ns (78.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.966ns (routing 0.908ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X203Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y246       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.060     2.380 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__0/Q
                         net (fo=68, routed)          0.446     2.826    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_req_rd_en_reg_reg_rep__0_n_0
    SLICE_X205Y249       LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.072     2.898 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.026     2.924    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[9]_i_1_n_0
    SLICE_X205Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.966     3.050    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X205Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[9]/C
                         clock pessimism             -0.195     2.855    
    SLICE_X205Y249       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.035     2.890    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.046ns (29.150%)  route 0.112ns (70.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      1.814ns (routing 0.555ns, distribution 1.259ns)
  Clock Net Delay (Destination): 2.138ns (routing 0.663ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.814     1.850    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/axi_aclk
    SLICE_X218Y235       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y235       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.046     1.896 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[2]/Q
                         net (fo=7, routed)           0.112     2.008    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rdptr_reg[2]
    SLICE_X220Y235       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.138     2.209    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/axi_aclk
    SLICE_X220Y235       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[2]/C
                         clock pessimism             -0.269     1.940    
    SLICE_X220Y235       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.031     1.971    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[7].u_pf_reqq/rad_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.146ns (23.983%)  route 0.463ns (76.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.050ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      2.275ns (routing 0.796ns, distribution 1.479ns)
  Clock Net Delay (Destination): 2.966ns (routing 0.908ns, distribution 2.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.275     2.320    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X190Y242       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y242       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.062     2.382 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg_reg[4]/Q
                         net (fo=18, routed)          0.123     2.504    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_fn_reg[4]
    SLICE_X194Y242       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.011     2.515 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_3/O
                         net (fo=30, routed)          0.313     2.829    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/usr_flr_fnc_reg[7]_i_3_n_0
    SLICE_X205Y249       LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.073     2.902 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.027     2.929    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg[3]_i_1_n_0
    SLICE_X205Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.966     3.050    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/axi_aclk
    SLICE_X205Y249       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[3]/C
                         clock pessimism             -0.195     2.855    
    SLICE_X205Y249       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.036     2.891    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/flr_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1] }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     URAM288E5/CLK           n/a            1.667         4.000       2.333      URAM288_X5Y63   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK           n/a            1.667         4.000       2.333      URAM288_X5Y62   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_msg_mem/GEN_MSG_MEM_URAM.u_msg_mem_bram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_uram_1/CLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y134   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[0].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y117   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[10].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y114   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[11].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y125   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y123   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[13].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y124   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y126   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E5_INT/CLKBWRCLK  n/a            1.176         4.000       2.824      RAMB18_X9Y133   cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[1].u_pf_reqq/u_eq_mem/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMA/RAMD64_INST/CLK
Low Pulse Width   Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMA/RAMD64_INST/CLK
Low Pulse Width   Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMB/RAMD64_INST/CLK
Low Pulse Width   Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMB/RAMD64_INST/CLK
Low Pulse Width   Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMC/RAMD64_INST/CLK
Low Pulse Width   Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMC/RAMD64_INST/CLK
Low Pulse Width   Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMD/RAMD64_INST/CLK
Low Pulse Width   Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMD/RAMD64_INST/CLK
Low Pulse Width   Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAME/RAMD64_INST/CLK
Low Pulse Width   Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAME/RAMD64_INST/CLK
High Pulse Width  Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMA/RAMD64_INST/CLK
High Pulse Width  Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMA/RAMD64_INST/CLK
High Pulse Width  Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMB/RAMD64_INST/CLK
High Pulse Width  Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMB/RAMD64_INST/CLK
High Pulse Width  Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMC/RAMD64_INST/CLK
High Pulse Width  Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMC/RAMD64_INST/CLK
High Pulse Width  Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMD/RAMD64_INST/CLK
High Pulse Width  Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAMD/RAMD64_INST/CLK
High Pulse Width  Slow    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAME/RAMD64_INST/CLK
High Pulse Width  Fast    RAMD64E5/CLK            n/a            0.573         2.000       1.427      SLICE_X191Y243  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_0_6/RAME/RAMD64_INST/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk0_0_clk_p[0]
  To Clock:  sys_clk0_0_clk_p[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk0_0_clk_p[0]
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk0_0_clk_p[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            0.937         5.000       4.063      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            0.937         1.250       0.313      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            0.937         1.250       0.313      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            0.937         1.250       0.313      XPLL_X4Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X6Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X7Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X8Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X18Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X19Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X20Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X21Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X23Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X24Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X25Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X26Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X18Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X18Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X19Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X19Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X20Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X20Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X21Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X21Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X23Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X23Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X18Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X18Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X19Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X19Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X20Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X20Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X21Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X21Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X23Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X23Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            0.937         1.250       0.313      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X6Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X7Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X8Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            0.936         1.250       0.314      XPHY_X9Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X0Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X1Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X3Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.374         0.625       0.251      XPHY_X5Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            0.937         1.250       0.313      XPLL_X2Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X9Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X10Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X11Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X12Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X14Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X15Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X16Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.234         0.312       0.078      XPHY_X17Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X9Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X9Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X10Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X10Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X11Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X11Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X12Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X12Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X14Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X14Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X9Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X9Y0   cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X10Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X10Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X11Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X11Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X12Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X12Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X14Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.094         0.156       0.062      XPHY_X14Y0  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.734ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.934ns  (logic 0.069ns (3.568%)  route 1.865ns (96.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y251                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[19]/C
    SLICE_X161Y251       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     0.069 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           1.865     1.934    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[19]
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X63Y252        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.008     4.668    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -1.934    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.925ns  (logic 0.070ns (3.636%)  route 1.855ns (96.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]/C
    SLICE_X161Y252       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.855     1.925    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[9]
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X65Y252        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.008     4.668    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.893ns  (logic 0.069ns (3.645%)  route 1.824ns (96.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[11]/C
    SLICE_X161Y252       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     0.069 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           1.824     1.893    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[11]
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X65Y252        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.009     4.669    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.867ns  (logic 0.072ns (3.856%)  route 1.795ns (96.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y251                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[20]/C
    SLICE_X161Y251       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.072     0.072 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.795     1.867    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[20]
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X63Y252        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.009     4.669    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.842ns  (logic 0.071ns (3.855%)  route 1.771ns (96.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[5]/C
    SLICE_X161Y252       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.771     1.842    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[5]
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X63Y252        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.008     4.668    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -1.842    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.839ns  (logic 0.069ns (3.752%)  route 1.770ns (96.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[7]/C
    SLICE_X161Y252       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.069     0.069 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           1.770     1.839    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[7]
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X65Y252        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.008     4.668    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.825ns  (logic 0.069ns (3.781%)  route 1.756ns (96.219%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y251                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[18]/C
    SLICE_X161Y251       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.069     0.069 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.756     1.825    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[18]
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X65Y252        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.009     4.669    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -1.825    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.824ns  (logic 0.070ns (3.838%)  route 1.754ns (96.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y251                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[16]/C
    SLICE_X161Y251       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.754     1.824    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[16]
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X63Y252        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.009     4.669    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.851ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.818ns  (logic 0.071ns (3.905%)  route 1.747ns (96.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[10]/C
    SLICE_X161Y252       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           1.747     1.818    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[10]
    SLICE_X65Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X65Y252        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.009     4.669    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -1.818    
  -------------------------------------------------------------------
                         slack                                  2.851    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.660ns  (MaxDelay Path 4.660ns)
  Data Path Delay:        1.797ns  (logic 0.070ns (3.895%)  route 1.727ns (96.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y252                                    0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[4]/C
    SLICE_X161Y252       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.727     1.797    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_hsdata_ff[4]
    SLICE_X63Y252        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.660     4.660    
    SLICE_X63Y252        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.008     4.668    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          4.668    
                         arrival time                          -1.797    
  -------------------------------------------------------------------
                         slack                                  2.871    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.744ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.595ns  (logic 0.070ns (11.765%)  route 0.525ns (88.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X237Y267                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[132]/C
    SLICE_X237Y267       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[132]/Q
                         net (fo=1, routed)           0.525     0.595    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[132]
    SLICE_X238Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X238Y267       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.009     2.339    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[132]
  -------------------------------------------------------------------
                         required time                          2.339    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.560ns  (logic 0.070ns (12.500%)  route 0.490ns (87.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X243Y266                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/C
    SLICE_X243Y266       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[129]/Q
                         net (fo=1, routed)           0.490     0.560    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[129]
    SLICE_X240Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X240Y265       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.010     2.340    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[129]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.489ns  (logic 0.070ns (14.315%)  route 0.419ns (85.685%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y265                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[132]/C
    SLICE_X242Y265       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[132]/Q
                         net (fo=1, routed)           0.419     0.489    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[132]
    SLICE_X241Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X241Y265       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.009     2.339    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[132]
  -------------------------------------------------------------------
                         required time                          2.339    
                         arrival time                          -0.489    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.472ns  (logic 0.070ns (14.831%)  route 0.402ns (85.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y266                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[133]/C
    SLICE_X241Y266       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[133]/Q
                         net (fo=1, routed)           0.402     0.472    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[133]
    SLICE_X240Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X240Y265       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.009     2.339    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[133]
  -------------------------------------------------------------------
                         required time                          2.339    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.472ns  (logic 0.070ns (14.831%)  route 0.402ns (85.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y265                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[139]/C
    SLICE_X245Y265       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[139]/Q
                         net (fo=1, routed)           0.402     0.472    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[139]
    SLICE_X240Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X240Y265       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.010     2.340    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[139]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.468ns  (logic 0.071ns (15.171%)  route 0.397ns (84.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y268                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[142]/C
    SLICE_X241Y268       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[142]/Q
                         net (fo=1, routed)           0.397     0.468    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[142]
    SLICE_X238Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X238Y267       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.008     2.338    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[142]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.464ns  (logic 0.069ns (14.871%)  route 0.395ns (85.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y265                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[140]/C
    SLICE_X245Y265       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     0.069 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[140]/Q
                         net (fo=1, routed)           0.395     0.464    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[140]
    SLICE_X240Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X240Y265       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.010     2.340    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[140]
  -------------------------------------------------------------------
                         required time                          2.340    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.453ns  (logic 0.069ns (15.232%)  route 0.384ns (84.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y265                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/C
    SLICE_X242Y265       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.069     0.069 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[121]/Q
                         net (fo=1, routed)           0.384     0.453    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[121]
    SLICE_X241Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X241Y265       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.008     2.338    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[121]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.446ns  (logic 0.070ns (15.695%)  route 0.376ns (84.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y268                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[133]/C
    SLICE_X241Y268       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[133]/Q
                         net (fo=1, routed)           0.376     0.446    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[133]
    SLICE_X238Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X238Y267       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.009     2.339    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[133]
  -------------------------------------------------------------------
                         required time                          2.339    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.330ns  (MaxDelay Path 2.330ns)
  Data Path Delay:        0.445ns  (logic 0.070ns (15.730%)  route 0.375ns (84.270%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.330ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y267                                    0.000     0.000 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/C
    SLICE_X242Y267       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     0.070 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[126]/Q
                         net (fo=1, routed)           0.375     0.445    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[126]
    SLICE_X241Y265       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.330     2.330    
    SLICE_X241Y265       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.008     2.338    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[126]
  -------------------------------------------------------------------
                         required time                          2.338    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  1.893    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_2/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.070ns (2.854%)  route 2.382ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.957ns = ( 5.287 - 2.330 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.672ns, distribution 1.946ns)
  Clock Net Delay (Destination): 2.912ns (routing 0.592ns, distribution 2.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.618     2.702    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/clk
    SLICE_X127Y262       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y262       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     2.772 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/Q
                         net (fo=5, routed)           2.382     5.154    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/axi_resetn_repN_alias
    SLICE_X306Y256       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_2/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.912     5.287    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X306Y256       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_2/C
                         clock pessimism              0.087     5.374    
                         clock uncertainty           -0.089     5.284    
    SLICE_X306Y256       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.103     5.181    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_2
  -------------------------------------------------------------------
                         required time                          5.181    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_3/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.070ns (2.888%)  route 2.354ns (97.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.929ns = ( 5.259 - 2.330 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.672ns, distribution 1.946ns)
  Clock Net Delay (Destination): 2.884ns (routing 0.592ns, distribution 2.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.618     2.702    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/clk
    SLICE_X127Y262       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y262       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     2.772 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/Q
                         net (fo=5, routed)           2.354     5.126    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/axi_resetn_repN_alias
    SLICE_X306Y262       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_3/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.884     5.259    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X306Y262       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_3/C
                         clock pessimism              0.087     5.346    
                         clock uncertainty           -0.089     5.256    
    SLICE_X306Y262       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.103     5.153    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_3
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_1/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.070ns (3.256%)  route 2.080ns (96.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 4.947 - 2.330 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.672ns, distribution 1.946ns)
  Clock Net Delay (Destination): 2.572ns (routing 0.592ns, distribution 1.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.618     2.702    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/clk
    SLICE_X127Y262       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y262       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     2.772 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/Q
                         net (fo=5, routed)           2.080     4.852    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/axi_resetn_repN_alias
    SLICE_X280Y250       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_1/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.572     4.947    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X280Y250       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_1/C
                         clock pessimism              0.153     5.100    
                         clock uncertainty           -0.089     5.011    
    SLICE_X280Y250       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.103     4.908    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_1
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/no_dnf_in_rdy.in_rdy_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.982ns  (logic 0.070ns (3.531%)  route 1.912ns (96.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 4.889 - 2.330 ) 
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.723ns (routing 0.672ns, distribution 2.051ns)
  Clock Net Delay (Destination): 2.514ns (routing 0.592ns, distribution 1.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.723     2.807    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/clk
    SLICE_X116Y238       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y238       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.877 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]/Q
                         net (fo=130, routed)         1.912     4.789    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/SR[0]
    SLICE_X53Y257        FDPE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/no_dnf_in_rdy.in_rdy_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.514     4.889    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/clk
    SLICE_X53Y257        FDPE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/no_dnf_in_rdy.in_rdy_reg/C
                         clock pessimism              0.256     5.145    
                         clock uncertainty           -0.089     5.055    
    SLICE_X53Y257        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.104     4.951    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/dma_vdm_out/CH_WIDTH_CONV[0].u_dma_byp_in/no_dnf_in_rdy.in_rdy_reg
  -------------------------------------------------------------------
                         required time                          4.951    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_5/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.070ns (3.837%)  route 1.754ns (96.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 4.790 - 2.330 ) 
    Source Clock Delay      (SCD):    2.702ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.618ns (routing 0.672ns, distribution 1.946ns)
  Clock Net Delay (Destination): 2.415ns (routing 0.592ns, distribution 1.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.618     2.702    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/clk
    SLICE_X127Y262       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y262       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.070     2.772 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_soft_fab_shim/fab_out_ff_reg[axi_resetn]_replica/Q
                         net (fo=5, routed)           1.754     4.526    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/axi_resetn_repN_alias
    SLICE_X227Y248       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_5/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.415     4.790    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X227Y248       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_5/C
                         clock pessimism              0.146     4.936    
                         clock uncertainty           -0.089     4.847    
    SLICE_X227Y248       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.104     4.743    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_5
  -------------------------------------------------------------------
                         required time                          4.743    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.070ns (4.585%)  route 1.457ns (95.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 4.509 - 2.330 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.716ns (routing 0.672ns, distribution 2.044ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.592ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.716     2.800    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X117Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y231       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.870 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/Q
                         net (fo=241, routed)         1.457     4.326    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_33_alias
    SLICE_X135Y221       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.134     4.509    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y221       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][15]/C
                         clock pessimism              0.232     4.741    
                         clock uncertainty           -0.089     4.652    
    SLICE_X135Y221       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.104     4.548    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.070ns (4.585%)  route 1.457ns (95.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 4.509 - 2.330 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.716ns (routing 0.672ns, distribution 2.044ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.592ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.716     2.800    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X117Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y231       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.870 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/Q
                         net (fo=241, routed)         1.457     4.326    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_33_alias
    SLICE_X135Y221       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.134     4.509    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y221       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][15]/C
                         clock pessimism              0.232     4.741    
                         clock uncertainty           -0.089     4.652    
    SLICE_X135Y221       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.104     4.548    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][15]
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.070ns (4.585%)  route 1.457ns (95.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 4.509 - 2.330 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.716ns (routing 0.672ns, distribution 2.044ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.592ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.716     2.800    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X117Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y231       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.870 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/Q
                         net (fo=241, routed)         1.457     4.326    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_33_alias
    SLICE_X135Y221       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.134     4.509    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y221       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][18]/C
                         clock pessimism              0.232     4.741    
                         clock uncertainty           -0.089     4.652    
    SLICE_X135Y221       FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.104     4.548    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][18]
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.070ns (4.585%)  route 1.457ns (95.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 4.509 - 2.330 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.716ns (routing 0.672ns, distribution 2.044ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.592ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.716     2.800    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X117Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y231       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.870 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/Q
                         net (fo=241, routed)         1.457     4.326    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_33_alias
    SLICE_X135Y221       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.134     4.509    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y221       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][7]/C
                         clock pessimism              0.232     4.741    
                         clock uncertainty           -0.089     4.652    
    SLICE_X135Y221       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.104     4.548    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][7]
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.330ns  (clk_pl_0 rise@2.330ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.070ns (4.585%)  route 1.457ns (95.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 4.509 - 2.330 ) 
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.716ns (routing 0.672ns, distribution 2.044ns)
  Clock Net Delay (Destination): 2.134ns (routing 0.592ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.716     2.800    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X117Y231       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y231       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.870 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_33/Q
                         net (fo=241, routed)         1.457     4.326    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_33_alias
    SLICE_X135Y221       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      2.330     2.330 r  
    PS9_X0Y0             PS9                          0.000     2.330 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.330    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     2.375 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.134     4.509    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y221       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][8]/C
                         clock pessimism              0.232     4.741    
                         clock uncertainty           -0.089     4.652    
    SLICE_X135Y221       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.104     4.548    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[6][8]
  -------------------------------------------------------------------
                         required time                          4.548    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_38/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[511]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.047ns (22.814%)  route 0.159ns (77.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.524ns (routing 0.422ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.498ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.524     1.560    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X130Y210       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y210       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.607 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_38/Q
                         net (fo=129, routed)         0.159     1.766    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/int_demux_rst_n_2_repN_38_alias
    SLICE_X134Y208       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[511]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.813     1.884    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X134Y208       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[511]/C
                         clock pessimism             -0.222     1.662    
    SLICE_X134Y208       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.006     1.668    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_data_reg[511]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_38/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_xtra_reg[127]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.047ns (22.814%)  route 0.159ns (77.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.524ns (routing 0.422ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.498ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.524     1.560    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X130Y210       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_38/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y210       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.607 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_38/Q
                         net (fo=129, routed)         0.159     1.766    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/int_demux_rst_n_2_repN_38_alias
    SLICE_X134Y208       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_xtra_reg[127]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.813     1.884    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X134Y208       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_xtra_reg[127]/C
                         clock pessimism             -0.222     1.662    
    SLICE_X134Y208       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.006     1.668    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/buf_xtra_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][112]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][112]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][112]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][112]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][113]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][113]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][113]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][113]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][95]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][95]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][95]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[0][95]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][112]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][112]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][112]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][112]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][95]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][95]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][95]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[1][95]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][110]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][110]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][110]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][110]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][112]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][112]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][112]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][112]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.047ns (18.037%)  route 0.214ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      1.541ns (routing 0.422ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.498ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.541     1.577    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X126Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y216       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.624 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg_replica_46/Q
                         net (fo=156, routed)         0.214     1.838    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/int_demux_rst_n_2_repN_46_alias
    SLICE_X135Y216       FDCE                                         f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.847     1.918    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/clk
    SLICE_X135Y216       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]/C
                         clock pessimism             -0.222     1.696    
    SLICE_X135Y216       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.701    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_h2c_axis_desegmenter/aln_seg_dat_ff_reg[2][95]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.171ns (8.754%)  route 1.782ns (91.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.590ns (routing 0.796ns, distribution 1.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.441     4.509    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.101     4.610 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.342     4.951    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.590     6.635    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg/C
                         clock pessimism              0.305     6.940    
                         clock uncertainty           -0.089     6.851    
    SLICE_X224Y246       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.103     6.748    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.171ns (8.754%)  route 1.782ns (91.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.590ns (routing 0.796ns, distribution 1.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.441     4.509    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.101     4.610 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.342     4.951    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.590     6.635    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/C
                         clock pessimism              0.305     6.940    
                         clock uncertainty           -0.089     6.851    
    SLICE_X224Y246       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.103     6.748    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.171ns (8.754%)  route 1.782ns (91.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.590ns (routing 0.796ns, distribution 1.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.441     4.509    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.101     4.610 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.342     4.951    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.590     6.635    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/C
                         clock pessimism              0.305     6.940    
                         clock uncertainty           -0.089     6.851    
    SLICE_X224Y246       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.103     6.748    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.171ns (8.754%)  route 1.782ns (91.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 6.635 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.590ns (routing 0.796ns, distribution 1.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.441     4.509    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.101     4.610 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.342     4.951    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.590     6.635    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/C
                         clock pessimism              0.305     6.940    
                         clock uncertainty           -0.089     6.851    
    SLICE_X224Y246       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.103     6.748    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/enb_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.176ns (9.537%)  route 1.669ns (90.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.605ns (routing 0.796ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.268     4.336    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X222Y250       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.106     4.442 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__15/O
                         net (fo=51, routed)          0.401     4.843    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X221Y250       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/enb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.605     6.650    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X221Y250       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/enb_reg/C
                         clock pessimism              0.305     6.955    
                         clock uncertainty           -0.089     6.866    
    SLICE_X221Y250       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.104     6.762    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/enb_reg
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.176ns (9.537%)  route 1.669ns (90.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.605ns (routing 0.796ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.268     4.336    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X222Y250       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.106     4.442 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__15/O
                         net (fo=51, routed)          0.401     4.843    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X221Y250       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.605     6.650    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X221Y250       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/C
                         clock pessimism              0.305     6.955    
                         clock uncertainty           -0.089     6.866    
    SLICE_X221Y250       FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.104     6.762    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.176ns (9.537%)  route 1.669ns (90.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.605ns (routing 0.796ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.268     4.336    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X222Y250       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.106     4.442 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__15/O
                         net (fo=51, routed)          0.401     4.843    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X221Y250       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.605     6.650    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X221Y250       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/C
                         clock pessimism              0.305     6.955    
                         clock uncertainty           -0.089     6.866    
    SLICE_X221Y250       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.104     6.762    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.176ns (9.537%)  route 1.669ns (90.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 6.650 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.605ns (routing 0.796ns, distribution 1.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         1.268     4.336    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X222Y250       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.106     4.442 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__15/O
                         net (fo=51, routed)          0.401     4.843    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X221Y250       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.605     6.650    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X221Y250       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/C
                         clock pessimism              0.305     6.955    
                         clock uncertainty           -0.089     6.866    
    SLICE_X221Y250       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.104     6.762    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[15].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -4.843    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/enb_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.183ns (13.227%)  route 1.200ns (86.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 6.644 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.796ns, distribution 1.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         0.656     3.724    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X225Y242       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.113     3.837 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__14/O
                         net (fo=51, routed)          0.545     4.381    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X222Y244       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/enb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.599     6.644    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X222Y244       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/enb_reg/C
                         clock pessimism              0.305     6.949    
                         clock uncertainty           -0.089     6.860    
    SLICE_X222Y244       FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.103     6.757    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/enb_reg
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.375ns  (required time - arrival time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_1 rise@4.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.183ns (13.227%)  route 1.200ns (86.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 6.644 - 4.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 0.908ns, distribution 2.006ns)
  Clock Net Delay (Destination): 2.599ns (routing 0.796ns, distribution 1.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.914     2.998    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X216Y236       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y236       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.068 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=124, routed)         0.656     3.724    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/interconnect_aresetn[0]_repN_1_alias
    SLICE_X225Y242       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.113     3.837 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__14/O
                         net (fo=51, routed)          0.545     4.381    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X222Y244       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      4.000     4.000 r  
    PS9_X0Y0             PS9                          0.000     4.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     4.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     4.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.599     6.644    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X222Y244       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/C
                         clock pessimism              0.305     6.949    
                         clock uncertainty           -0.089     6.860    
    SLICE_X222Y244       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.103     6.757    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[14].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.757    
                         arrival time                          -4.381    
  -------------------------------------------------------------------
                         slack                                  2.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.047ns (16.322%)  route 0.241ns (83.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.837ns (routing 0.555ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.663ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.837     1.873    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X222Y251       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y251       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.920 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/Q
                         net (fo=106, routed)         0.241     2.161    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/interconnect_aresetn[0]_repN_2_alias
    SLICE_X222Y254       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.148     2.219    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/axi_aclk
    SLICE_X222Y254       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[0]/C
                         clock pessimism             -0.301     1.918    
    SLICE_X222Y254       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.006     1.924    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.047ns (16.322%)  route 0.241ns (83.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.837ns (routing 0.555ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.663ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.837     1.873    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X222Y251       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y251       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.920 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/Q
                         net (fo=106, routed)         0.241     2.161    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/interconnect_aresetn[0]_repN_2_alias
    SLICE_X222Y254       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.148     2.219    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/axi_aclk
    SLICE_X222Y254       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[1]/C
                         clock pessimism             -0.301     1.918    
    SLICE_X222Y254       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.006     1.924    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.047ns (16.322%)  route 0.241ns (83.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.837ns (routing 0.555ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.663ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.837     1.873    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X222Y251       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y251       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.920 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_2/Q
                         net (fo=106, routed)         0.241     2.161    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/interconnect_aresetn[0]_repN_2_alias
    SLICE_X222Y254       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.148     2.219    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/axi_aclk
    SLICE_X222Y254       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[2]/C
                         clock pessimism             -0.301     1.918    
    SLICE_X222Y254       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.006     1.924    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_int_vect_mem/read_latency_b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.068ns (18.126%)  route 0.307ns (81.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.819ns (routing 0.555ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.663ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.819     1.855    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X225Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y246       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.045     1.900 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/Q
                         net (fo=2, routed)           0.099     1.999    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[12]_51
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.023     2.022 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.208     2.230    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.135     2.206    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg/C
                         clock pessimism             -0.301     1.905    
    SLICE_X224Y246       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.006     1.911    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/enb_reg
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.068ns (18.126%)  route 0.307ns (81.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.819ns (routing 0.555ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.663ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.819     1.855    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X225Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y246       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.045     1.900 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/Q
                         net (fo=2, routed)           0.099     1.999    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[12]_51
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.023     2.022 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.208     2.230    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.135     2.206    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/C
                         clock pessimism             -0.301     1.905    
    SLICE_X224Y246       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.006     1.911    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.068ns (18.126%)  route 0.307ns (81.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.819ns (routing 0.555ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.663ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.819     1.855    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X225Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y246       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.045     1.900 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/Q
                         net (fo=2, routed)           0.099     1.999    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[12]_51
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.023     2.022 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.208     2.230    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.135     2.206    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/C
                         clock pessimism             -0.301     1.905    
    SLICE_X224Y246       FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.006     1.911    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.068ns (18.126%)  route 0.307ns (81.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.819ns (routing 0.555ns, distribution 1.264ns)
  Clock Net Delay (Destination): 2.135ns (routing 0.663ns, distribution 1.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.819     1.855    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X225Y246       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X225Y246       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.045     1.900 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[12].pfq_rst_reg[12]/Q
                         net (fo=2, routed)           0.099     1.999    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[12]_51
    SLICE_X225Y247       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.023     2.022 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__12/O
                         net (fo=51, routed)          0.208     2.230    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X224Y246       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.135     2.206    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X224Y246       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]/C
                         clock pessimism             -0.301     1.905    
    SLICE_X224Y246       FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.006     1.911    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[12].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/enb_reg/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.080ns (20.629%)  route 0.308ns (79.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.823ns (routing 0.555ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.663ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.823     1.859    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X222Y230       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y230       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.046     1.905 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/Q
                         net (fo=2, routed)           0.085     1.990    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[9]_54
    SLICE_X222Y229       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.034     2.024 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__9/O
                         net (fo=51, routed)          0.223     2.247    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X220Y227       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/enb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.150     2.221    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X220Y227       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/enb_reg/C
                         clock pessimism             -0.301     1.920    
    SLICE_X220Y227       FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.006     1.926    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/enb_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.080ns (20.629%)  route 0.308ns (79.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.823ns (routing 0.555ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.663ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.823     1.859    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X222Y230       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y230       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.046     1.905 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/Q
                         net (fo=2, routed)           0.085     1.990    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[9]_54
    SLICE_X222Y229       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.034     2.024 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__9/O
                         net (fo=51, routed)          0.223     2.247    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X220Y227       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.150     2.221    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X220Y227       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]/C
                         clock pessimism             -0.301     1.920    
    SLICE_X220Y227       FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.006     1.926    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.080ns (20.629%)  route 0.308ns (79.371%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Net Delay (Source):      1.823ns (routing 0.555ns, distribution 1.268ns)
  Clock Net Delay (Destination): 2.150ns (routing 0.663ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.823     1.859    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X222Y230       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y230       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.046     1.905 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/GEN_PFG_POP[9].pfq_rst_reg[9]/Q
                         net (fo=2, routed)           0.085     1.990    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/pfq_rst[9]_54
    SLICE_X222Y229       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.034     2.024 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst_i_1__9/O
                         net (fo=51, routed)          0.223     2.247    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/SR[0]
    SLICE_X220Y227       FDCE                                         f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.150     2.221    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/axi_aclk
    SLICE_X220Y227       FDCE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]/C
                         clock pessimism             -0.301     1.920    
    SLICE_X220Y227       FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.006     1.926    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/GEN_PF_REQQ[9].u_pf_reqq/u_eq_mem/read_latency_b_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.321    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma1_qdma_app_i/user_control_i/control_reg_c2h_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.029ns  (logic 0.238ns (11.730%)  route 1.791ns (88.270%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 0.672ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.592ns, distribution 1.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.450     2.534    dma1_qdma_app_i/user_control_i/user_clk
    SLICE_X135Y260       FDRE                                         r  dma1_qdma_app_i/user_control_i/control_reg_c2h_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y260       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.072     2.606 r  dma1_qdma_app_i/user_control_i/control_reg_c2h_reg[31]/Q
                         net (fo=17, routed)          0.372     2.978    dma1_qdma_app_i/gen_user_reset_n
    SLICE_X135Y247       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.072     3.050 f  dma1_qdma_app_i/dsc_byp_c2h_i_i_1/O
                         net (fo=171, routed)         1.371     4.421    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/s_aresetn
    SLICE_X144Y169       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094     4.515 r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.048     4.563    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X144Y169       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.230     2.275    dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X144Y169       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 dma1_qdma_app_i/user_control_i/control_reg_c2h_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.850ns  (logic 0.238ns (12.867%)  route 1.612ns (87.133%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 0.672ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.436ns (routing 0.592ns, distribution 1.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.450     2.534    dma1_qdma_app_i/user_control_i/user_clk
    SLICE_X135Y260       FDRE                                         r  dma1_qdma_app_i/user_control_i/control_reg_c2h_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y260       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.072     2.606 r  dma1_qdma_app_i/user_control_i/control_reg_c2h_reg[31]/Q
                         net (fo=17, routed)          0.372     2.978    dma1_qdma_app_i/gen_user_reset_n
    SLICE_X135Y247       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.072     3.050 f  dma1_qdma_app_i/dsc_byp_c2h_i_i_1/O
                         net (fo=171, routed)         1.191     4.241    dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/s_aresetn
    SLICE_X102Y281       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094     4.335 r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.048     4.383    dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X102Y281       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.436     2.481    dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X102Y281       FDRE                                         r  dma1_qdma_app_i/axi_st_module_i/ST_c2h_cmpt_0/xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.255ns  (logic 0.164ns (13.070%)  route 1.091ns (86.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.386ns (routing 0.672ns, distribution 1.714ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.592ns, distribution 1.491ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.386     2.470    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X172Y219       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y219       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.540 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg/Q
                         net (fo=2, routed)           0.811     3.351    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X160Y292       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094     3.445 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.280     3.725    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X160Y301       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.083     2.128    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X160Y301       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.070ns (9.458%)  route 0.670ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.418ns (routing 0.592ns, distribution 1.826ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.670     3.638    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X239Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.418     2.463    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X239Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.070ns (9.458%)  route 0.670ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.418ns (routing 0.592ns, distribution 1.826ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.670     3.638    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X239Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.418     2.463    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X239Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.740ns  (logic 0.070ns (9.458%)  route 0.670ns (90.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.418ns (routing 0.592ns, distribution 1.826ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.670     3.638    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X239Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.418     2.463    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X239Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.070ns (10.609%)  route 0.590ns (89.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.472ns (routing 0.592ns, distribution 1.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.590     3.557    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X246Y260       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.472     2.517    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X246Y260       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.070ns (10.609%)  route 0.590ns (89.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.472ns (routing 0.592ns, distribution 1.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.590     3.557    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X246Y260       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.472     2.517    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X246Y260       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.660ns  (logic 0.070ns (10.609%)  route 0.590ns (89.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.472ns (routing 0.592ns, distribution 1.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.590     3.557    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X246Y260       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.472     2.517    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X246Y260       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.596ns  (logic 0.070ns (11.748%)  route 0.526ns (88.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.464ns (routing 0.592ns, distribution 1.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/aclk1
    SLICE_X252Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X252Y261       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.967 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.526     3.493    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X240Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.464     2.509    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X240Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.047ns (18.347%)  route 0.209ns (81.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.498ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.209     1.776    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X156Y305       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.728     1.799    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X156Y305       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.047ns (18.347%)  route 0.209ns (81.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.498ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.209     1.776    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X156Y305       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.728     1.799    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X156Y305       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.047ns (18.347%)  route 0.209ns (81.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.498ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.209     1.776    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X156Y305       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.728     1.799    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X156Y305       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.047ns (17.998%)  route 0.214ns (82.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.498ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.214     1.781    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X162Y305       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.736     1.807    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X162Y305       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.047ns (17.998%)  route 0.214ns (82.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.498ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.214     1.781    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X162Y305       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.736     1.807    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X162Y305       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.047ns (17.998%)  route 0.214ns (82.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.498ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.214     1.781    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X162Y305       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.736     1.807    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X162Y305       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.047ns (17.069%)  route 0.228ns (82.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.498ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.228     1.795    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X156Y309       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.742     1.813    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X156Y309       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.047ns (17.069%)  route 0.228ns (82.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.498ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.228     1.795    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X156Y309       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.742     1.813    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X156Y309       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.047ns (17.069%)  route 0.228ns (82.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.498ns, distribution 1.244ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.228     1.795    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X156Y309       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.742     1.813    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X156Y309       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.047ns (16.598%)  route 0.236ns (83.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.484ns (routing 0.422ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.498ns, distribution 1.300ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.484     1.520    cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X160Y304       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y304       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.567 r  cpm_qdma_ep_part_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=27, routed)          0.236     1.803    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X162Y280       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.798     1.869    cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X162Y280       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Max Delay            16 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.070ns (4.394%)  route 1.523ns (95.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 0.908ns, distribution 1.670ns)
  Clock Net Delay (Destination): 2.512ns (routing 0.592ns, distribution 1.920ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.578     2.662    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_clk
    SLICE_X164Y258       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y258       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     2.732 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           1.523     4.255    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X56Y254        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.512     2.557    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X56Y254        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mi_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.518%)  route 0.454ns (73.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.991ns (routing 0.908ns, distribution 2.083ns)
  Clock Net Delay (Destination): 2.484ns (routing 0.592ns, distribution 1.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.991     3.075    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X250Y257       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X250Y257       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.145 f  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.154     3.299    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X250Y257       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094     3.393 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.300     3.693    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X251Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.484     2.529    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X251Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.070ns (13.487%)  route 0.449ns (86.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.965ns (routing 0.908ns, distribution 2.057ns)
  Clock Net Delay (Destination): 2.464ns (routing 0.592ns, distribution 1.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.965     3.049    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X240Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X240Y267       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.119 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.449     3.568    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X245Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.464     2.509    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X245Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.452ns  (logic 0.070ns (15.471%)  route 0.382ns (84.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 0.908ns, distribution 2.094ns)
  Clock Net Delay (Destination): 2.484ns (routing 0.592ns, distribution 1.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.002     3.086    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_clk
    SLICE_X54Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y238        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.156 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.382     3.538    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.484     2.529    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.475ns  (logic 0.070ns (14.746%)  route 0.405ns (85.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.946ns (routing 0.908ns, distribution 2.038ns)
  Clock Net Delay (Destination): 2.454ns (routing 0.592ns, distribution 1.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.946     3.030    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X233Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X233Y259       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     3.100 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.405     3.505    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.454     2.499    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.069ns (14.681%)  route 0.401ns (85.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.932ns (routing 0.908ns, distribution 2.024ns)
  Clock Net Delay (Destination): 2.443ns (routing 0.592ns, distribution 1.851ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.932     3.016    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X237Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X237Y259       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     3.085 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.401     3.486    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X241Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.443     2.488    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X241Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.464ns  (logic 0.070ns (15.093%)  route 0.394ns (84.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.932ns (routing 0.908ns, distribution 2.024ns)
  Clock Net Delay (Destination): 2.455ns (routing 0.592ns, distribution 1.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.932     3.016    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X237Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X237Y259       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     3.086 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.394     3.480    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X243Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.455     2.500    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X243Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.070ns (17.199%)  route 0.337ns (82.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.934ns (routing 0.908ns, distribution 2.026ns)
  Clock Net Delay (Destination): 2.420ns (routing 0.592ns, distribution 1.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.934     3.018    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X239Y263       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X239Y263       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     3.088 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.337     3.425    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X239Y262       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.420     2.465    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X239Y262       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.337ns  (logic 0.069ns (20.481%)  route 0.268ns (79.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    3.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.002ns (routing 0.908ns, distribution 2.094ns)
  Clock Net Delay (Destination): 2.471ns (routing 0.592ns, distribution 1.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        3.002     3.086    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_clk
    SLICE_X72Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y239        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.069     3.155 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.268     3.423    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X73Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.471     2.516    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X73Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.322ns  (logic 0.112ns (34.783%)  route 0.210ns (65.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.986ns (routing 0.908ns, distribution 2.078ns)
  Clock Net Delay (Destination): 2.483ns (routing 0.592ns, distribution 1.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.986     3.070    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/aclk
    SLICE_X249Y258       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X249Y258       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     3.140 f  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.162     3.302    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X248Y259       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.042     3.344 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.048     3.392    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/prmry_in
    SLICE_X248Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.483     2.528    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk1
    SLICE_X248Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.045ns (23.560%)  route 0.146ns (76.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.555ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.621     1.657    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X151Y239       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y239       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.045     1.702 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.146     1.848    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[5]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[5]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.045ns (22.814%)  route 0.152ns (77.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.555ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.616     1.652    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X149Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y237       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.045     1.697 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.152     1.849    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.046ns (21.905%)  route 0.164ns (78.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.555ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.621     1.657    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X151Y239       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y239       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.046     1.703 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.164     1.867    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[3]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[3]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.046ns (22.990%)  route 0.154ns (77.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.555ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.498ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.651     1.687    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_clk
    SLICE_X162Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y268       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.046     1.733 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.154     1.887    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X160Y269       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.794     1.865    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X160Y269       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.211ns  (logic 0.046ns (21.801%)  route 0.165ns (78.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.651ns (routing 0.555ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.498ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.651     1.687    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_clk
    SLICE_X162Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y268       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.046     1.733 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.165     1.898    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.793     1.864    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.045ns (18.000%)  route 0.205ns (82.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.555ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.616     1.652    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X149Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y237       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.045     1.697 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.205     1.902    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[0]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.046ns (19.297%)  route 0.192ns (80.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.644ns (routing 0.555ns, distribution 1.089ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.498ns, distribution 1.295ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.644     1.680    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_clk
    SLICE_X161Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y268       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.046     1.726 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_hsdata_ff_reg[0]/Q
                         net (fo=2, routed)           0.192     1.918    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/src_hsdata_ff
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.793     1.864    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_clk
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.046ns (17.557%)  route 0.216ns (82.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.623ns (routing 0.555ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.623     1.659    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y237       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.046     1.705 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.216     1.921    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[6]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[6]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.046ns (16.452%)  route 0.234ns (83.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.611ns (routing 0.555ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.498ns, distribution 1.267ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.611     1.647    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_clk
    SLICE_X153Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y237       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.046     1.693 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.234     1.927    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X155Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.765     1.836    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X155Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.045ns (16.187%)  route 0.233ns (83.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.555ns, distribution 1.061ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.616     1.652    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_clk
    SLICE_X149Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y237       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.045     1.697 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.233     1.930    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/src_hsdata_ff[2]
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_hsdata_ff_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Max Delay            15 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.070ns (15.878%)  route 0.371ns (84.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 0.672ns, distribution 2.122ns)
  Clock Net Delay (Destination): 2.650ns (routing 0.796ns, distribution 1.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.794     2.878    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/ip_clk
    SLICE_X73Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y239        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.948 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_dest_ack_reg/Q
                         net (fo=2, routed)           0.371     3.319    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X72Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.650     2.695    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X72Y239        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_req_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.388ns  (logic 0.070ns (18.042%)  route 0.318ns (81.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 0.672ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.594ns (routing 0.796ns, distribution 1.798ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.788     2.872    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y261       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.070     2.942 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.318     3.260    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X238Y263       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.594     2.639    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X238Y263       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.070ns (18.780%)  route 0.303ns (81.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.784ns (routing 0.672ns, distribution 2.112ns)
  Clock Net Delay (Destination): 2.621ns (routing 0.796ns, distribution 1.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.784     2.868    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X245Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X245Y267       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.070     2.938 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.303     3.241    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X240Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.621     2.666    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X240Y267       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.357ns  (logic 0.069ns (19.316%)  route 0.288ns (80.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.799ns (routing 0.672ns, distribution 2.127ns)
  Clock Net Delay (Destination): 2.655ns (routing 0.796ns, distribution 1.859ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.799     2.883    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_clk
    SLICE_X71Y243        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y243        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.952 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.288     3.240    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X68Y243        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.655     2.700    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X68Y243        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mgmt_cpl_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.364ns  (logic 0.069ns (18.956%)  route 0.295ns (81.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 0.672ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.582ns (routing 0.796ns, distribution 1.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.788     2.872    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y261       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.069     2.941 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.295     3.236    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X237Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.582     2.627    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X237Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.370ns  (logic 0.070ns (18.934%)  route 0.300ns (81.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    2.846ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 0.672ns, distribution 2.090ns)
  Clock Net Delay (Destination): 2.585ns (routing 0.796ns, distribution 1.789ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.762     2.846    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X242Y255       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X242Y255       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.916 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.300     3.216    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X238Y254       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.585     2.630    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X238Y254       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.289ns  (logic 0.071ns (24.590%)  route 0.218ns (75.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 0.672ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.650ns (routing 0.796ns, distribution 1.854ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.813     2.897    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_clk
    SLICE_X52Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y238        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.071     2.968 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.218     3.185    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X54Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.650     2.695    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X54Y238        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_done_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.070ns (10.082%)  route 0.624ns (89.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.390ns (routing 0.672ns, distribution 1.718ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.796ns, distribution 1.459ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.390     2.474    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_clk
    SLICE_X156Y242       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y242       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     2.544 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.624     3.168    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X182Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.255     2.300    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X182Y243       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_ip_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.272ns  (logic 0.069ns (25.368%)  route 0.203ns (74.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.788ns (routing 0.672ns, distribution 2.116ns)
  Clock Net Delay (Destination): 2.616ns (routing 0.796ns, distribution 1.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.788     2.872    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X241Y261       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X241Y261       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     2.941 r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].dest_ack_reg/Q
                         net (fo=1, routed)           0.203     3.144    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X240Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.616     2.661    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X240Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.421ns  (logic 0.069ns (16.399%)  route 0.352ns (83.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.459ns (routing 0.672ns, distribution 1.787ns)
  Clock Net Delay (Destination): 2.320ns (routing 0.796ns, distribution 1.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.459     2.543    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_clk
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y268       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.069     2.612 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.352     2.964    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X161Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.320     2.365    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X161Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_mu_usr_irq_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.046ns (23.559%)  route 0.149ns (76.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.498ns (routing 0.422ns, distribution 1.076ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.663ns, distribution 1.241ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.498     1.534    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_clk
    SLICE_X151Y236       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y236       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.046     1.580 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.149     1.729    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X149Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.904     1.975    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X149Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_i/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.046ns (21.863%)  route 0.164ns (78.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.501ns (routing 0.422ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.663ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.501     1.537    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_clk
    SLICE_X155Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y237       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.046     1.583 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.164     1.748    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X153Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.893     1.964    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X153Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.046ns (22.010%)  route 0.163ns (77.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.506ns (routing 0.422ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.663ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.506     1.542    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_clk
    SLICE_X152Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y237       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.046     1.588 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.163     1.751    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff[0]
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.914     1.985    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_clk
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.064ns (27.438%)  route 0.169ns (72.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.489ns (routing 0.422ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.663ns, distribution 1.236ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.489     1.525    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/clk
    SLICE_X172Y219       FDCE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y219       FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.572 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/int_demux_rst_n_2_reg/Q
                         net (fo=2, routed)           0.146     1.718    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X172Y211       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.017     1.735 r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.023     1.758    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X172Y211       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.899     1.970    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X172Y211       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.046ns (21.189%)  route 0.171ns (78.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.422ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.663ns, distribution 1.273ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.533     1.569    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_clk
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y268       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.046     1.615 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.171     1.786    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X162Y267       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.936     2.007    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X162Y267       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.046ns (18.930%)  route 0.197ns (81.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.422ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.663ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.507     1.543    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_clk
    SLICE_X154Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y237       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.046     1.589 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.197     1.786    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff[6]
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.914     1.985    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_clk
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[6]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.046ns (18.400%)  route 0.204ns (81.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.507ns (routing 0.422ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.663ns, distribution 1.251ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.507     1.543    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_clk
    SLICE_X154Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y237       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.046     1.589 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.204     1.793    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/src_hsdata_ff[8]
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.914     1.985    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_clk
    SLICE_X150Y237       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_flr_usr_done_i/dest_hsdata_ff_reg[8]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.046ns (17.424%)  route 0.218ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.502ns (routing 0.422ns, distribution 1.080ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.663ns, distribution 1.259ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.502     1.538    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_clk
    SLICE_X157Y250       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y250       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.046     1.584 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.218     1.802    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/src_hsdata_ff[10]
    SLICE_X161Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.922     1.993    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_clk
    SLICE_X161Y252       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_u_usr_irq_i/dest_hsdata_ff_reg[10]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.046ns (18.930%)  route 0.197ns (81.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.422ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.663ns, distribution 1.281ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.533     1.569    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_clk
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y268       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.046     1.615 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_hsdata_ff_reg[0]/Q
                         net (fo=2, routed)           0.197     1.812    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_hsdata_ff
    SLICE_X162Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.944     2.015    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_clk
    SLICE_X162Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.047ns (19.308%)  route 0.196ns (80.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.179ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.422ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.663ns, distribution 1.281ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.533     1.569    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_clk
    SLICE_X160Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y268       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.616 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.196     1.812    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X162Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.944     2.015    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X162Y268       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/xpm_cdc_i_usr_irq_i/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.164ns (26.537%)  route 0.454ns (73.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.991ns (routing 0.908ns, distribution 2.083ns)
  Clock Net Delay (Destination): 2.627ns (routing 0.796ns, distribution 1.831ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.991     3.075    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X250Y257       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X250Y257       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.145 f  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.154     3.299    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X250Y257       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094     3.393 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.300     3.693    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/prmry_in
    SLICE_X246Y258       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.627     2.672    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X246Y258       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.580ns  (logic 0.164ns (28.278%)  route 0.416ns (71.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.991ns (routing 0.908ns, distribution 2.083ns)
  Clock Net Delay (Destination): 2.640ns (routing 0.796ns, distribution 1.844ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.991     3.075    cpm_qdma_ep_part_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X250Y257       FDRE                                         r  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X250Y257       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.145 f  cpm_qdma_ep_part_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.154     3.299    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X250Y257       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094     3.393 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.262     3.655    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X251Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.640     2.685    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X251Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.070ns (12.200%)  route 0.504ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.595ns (routing 0.796ns, distribution 1.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.504     3.642    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X238Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.595     2.640    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X238Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.070ns (12.200%)  route 0.504ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.595ns (routing 0.796ns, distribution 1.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.504     3.642    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X238Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.595     2.640    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X238Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.070ns (12.200%)  route 0.504ns (87.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.595ns (routing 0.796ns, distribution 1.799ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.504     3.642    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X238Y261       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.595     2.640    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X238Y261       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.070ns (13.546%)  route 0.447ns (86.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.614ns (routing 0.796ns, distribution 1.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.447     3.585    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X240Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.614     2.659    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X240Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.070ns (13.546%)  route 0.447ns (86.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.614ns (routing 0.796ns, distribution 1.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.447     3.585    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X240Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.614     2.659    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X240Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.070ns (13.546%)  route 0.447ns (86.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.614ns (routing 0.796ns, distribution 1.818ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.447     3.585    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X240Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.614     2.659    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X240Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.070ns (14.993%)  route 0.397ns (85.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.796ns, distribution 1.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.397     3.535    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X239Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.583     2.628    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X239Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.070ns (14.993%)  route 0.397ns (85.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 0.908ns, distribution 2.076ns)
  Clock Net Delay (Destination): 2.583ns (routing 0.796ns, distribution 1.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.984     3.068    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     3.138 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.397     3.535    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X239Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.583     2.628    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X239Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.047ns (17.777%)  route 0.217ns (82.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.663ns, distribution 1.486ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.217     2.160    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X236Y260       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.149     2.220    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X236Y260       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.047ns (17.777%)  route 0.217ns (82.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.663ns, distribution 1.486ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.217     2.160    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X236Y260       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.149     2.220    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X236Y260       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.047ns (17.777%)  route 0.217ns (82.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.663ns, distribution 1.486ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.217     2.160    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X236Y260       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.149     2.220    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X236Y260       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.047ns (17.697%)  route 0.219ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.663ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.219     2.162    cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X236Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.146     2.217    cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X236Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.047ns (17.697%)  route 0.219ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.663ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.219     2.162    cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X236Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.146     2.217    cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X236Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.047ns (17.697%)  route 0.219ns (82.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.663ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.219     2.162    cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X236Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.146     2.217    cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X236Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.047ns (17.627%)  route 0.220ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.663ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.220     2.163    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X238Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.146     2.217    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X238Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.047ns (17.627%)  route 0.220ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.663ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.220     2.163    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X238Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.146     2.217    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X238Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.047ns (17.627%)  route 0.220ns (82.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.860ns (routing 0.555ns, distribution 1.305ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.663ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.860     1.896    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X244Y260       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X244Y260       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.047     1.943 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=18, routed)          0.220     2.163    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X238Y259       FDCE                                         f  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.146     2.217    cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X238Y259       FDCE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.063ns (23.684%)  route 0.203ns (76.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.089ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.178ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.863ns (routing 0.555ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.184ns (routing 0.663ns, distribution 1.521ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        1.863     1.899    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/aclk
    SLICE_X249Y258       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X249Y258       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.046     1.945 f  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.102     2.047    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X248Y259       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.017     2.064 r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.101     2.165    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X246Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.184     2.255    cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X246Y259       FDRE                                         r  cpm_qdma_ep_part_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dma1_qdma_app_i/user_control_i/dsc_bypass_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/c2h_dsc_crdt_in_rdy_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.004ns  (logic 0.244ns (12.173%)  route 1.760ns (87.827%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.463ns (routing 0.672ns, distribution 1.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.084     0.084 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.463     2.547    dma1_qdma_app_i/user_control_i/user_clk
    SLICE_X144Y265       FDRE                                         r  dma1_qdma_app_i/user_control_i/dsc_bypass_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y265       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.071     2.618 r  dma1_qdma_app_i/user_control_i/dsc_bypass_reg[2]/Q
                         net (fo=26, routed)          0.857     3.475    dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/knob[0]
    SLICE_X123Y239       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.114     3.589 r  dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/c2h_dsc_crdt_i/dsc_crdt_in_valid_INST_0/O
                         net (fo=5, routed)           0.433     4.022    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/mdma_dsc_crdt_in_vld
    SLICE_X104Y237       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.059     4.081 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/mdma_dsc_crdt_in_rdy_INST_0/O
                         net (fo=20, routed)          0.470     4.551    dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/dsc_crdt_in_rdy
    SLICE_X121Y240       LDCE                                         r  dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/c2h_dsc_crdt_in_rdy_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/ch_crdt_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Destination:            dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/c2h_dsc_crdt_in_rdy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.073ns (16.055%)  route 0.382ns (83.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.422ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.036     0.036 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.684     1.720    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/clk
    SLICE_X104Y237       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/ch_crdt_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y237       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.046     1.766 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/ch_crdt_reg[0][0]/Q
                         net (fo=5, routed)           0.103     1.869    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/ch_crdt_reg_n_0_[0][0]
    SLICE_X104Y237       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.027     1.896 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/mdma_c2h_dsc_crdt_tl_mst/mdma_dsc_crdt_in_rdy_INST_0/O
                         net (fo=20, routed)          0.279     2.175    dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/dsc_crdt_in_rdy
    SLICE_X121Y240       LDCE                                         r  dma1_qdma_app_i/axi_st_module_i/dsc_crdt_wrapper_i/dsc_crdt_mux_i/c2h_dsc_crdt_in_rdy_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     0.972    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     0.972    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     0.972    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.030ns  (logic 0.000ns (0.000%)  route 0.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.030     0.971    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.028     0.969    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.028     0.969    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.028     0.969    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.027ns  (logic 0.000ns (0.000%)  route 0.027ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     0.941 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.027     0.968    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.015ns  (logic 0.000ns (0.000%)  route 0.015ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.015     0.432    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.433    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.433    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.433    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.434    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.434    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.434    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.417 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.434    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.700    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.700    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.700    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.030ns  (logic 0.000ns (0.000%)  route 0.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.030     1.699    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.028     1.697    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.028     1.697    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.028     1.697    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.027ns  (logic 0.000ns (0.000%)  route 0.027ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.359     1.723    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.669 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.027     1.696    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.015ns  (logic 0.000ns (0.000%)  route 0.015ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.015     0.938    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.939    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.939    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.939    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.940    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.940    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.940    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.215     1.049    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.923 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.940    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.714    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.714    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.714    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.030ns  (logic 0.000ns (0.000%)  route 0.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.030     1.713    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.028     1.711    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X18Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.028     1.711    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X19Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.028ns  (logic 0.000ns (0.000%)  route 0.028ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.028     1.711    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.027ns  (logic 0.000ns (0.000%)  route 0.027ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X22Y0                                         0.000     0.156 f  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.156    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.489 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.995    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.369     1.364 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.373     1.737    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.054     1.683 f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.027     1.710    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         f  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.015ns  (logic 0.000ns (0.000%)  route 0.015ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.015     0.945    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.946    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X18Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.946    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X19Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.016ns  (logic 0.000ns (0.000%)  route 0.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.016     0.946    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.947    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.947    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.947    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.313ns})
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.228     0.228 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.315     0.543    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.291     0.834 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.222     1.056    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.126     0.930 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.947    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.122     1.178    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.122     1.178    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.121     1.177    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.121     1.177    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.123     1.179    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.124     1.180    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.124     1.180    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.124     1.180    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.119     1.175    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.252     0.252 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.434     0.686    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.370     1.056 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.119     1.175    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.153     1.374    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.153     1.374    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.152     1.373    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.151     1.372    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.155     1.376    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.156     1.377    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.156     1.377    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.157     1.378    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.370    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X22Y0                                         0.000     0.000 r  sys_clk0_0_clk_p[0] (IN)
                         net (fo=0)                   0.000     0.000    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X22Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.333     0.333 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.506     0.839    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.382     1.221 r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.369    cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  cpm_qdma_ep_part_i/axi_noc_0/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           142 Endpoints
Min Delay           142 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.604ns (32.846%)  route 1.235ns (67.154%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT6=3 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.165ns (routing 0.592ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.202     1.258    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X149Y197       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.043     1.301 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[2]_i_4/O
                         net (fo=2, routed)           0.202     1.503    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]_3
    SLICE_X145Y197       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.038     1.541 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[2]_rep_i_1/O
                         net (fo=1, routed)           0.298     1.839    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[2]_rep_i_1_n_0
    SLICE_X148Y197       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.165     2.210    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X148Y197       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]_rep/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_eop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 0.578ns (32.004%)  route 1.228ns (67.996%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.157ns (routing 0.592ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.206     1.262    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state_reg[2]_6
    SLICE_X149Y197       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     1.300 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state[0]_i_5/O
                         net (fo=2, routed)           0.436     1.736    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state[0]_i_5_n_0
    SLICE_X141Y198       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.753 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_eop_i_1/O
                         net (fo=1, routed)           0.053     1.806    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_eop_i_1_n_0
    SLICE_X141Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_eop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.157     2.202    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X141Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_eop_reg/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.805ns  (logic 0.581ns (32.188%)  route 1.224ns (67.812%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=2 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.141ns (routing 0.592ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.206     1.262    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state_reg[2]_6
    SLICE_X149Y197       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.038     1.300 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state[0]_i_5/O
                         net (fo=2, routed)           0.241     1.541    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state[0]_i_5_n_0
    SLICE_X147Y199       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.020     1.561 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state[0]_i_1/O
                         net (fo=1, routed)           0.244     1.805    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/next_state[0]
    SLICE_X147Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.141     2.186    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X147Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/curr_state_reg[0]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.786ns  (logic 0.685ns (38.360%)  route 1.101ns (61.640%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT5=1 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.142ns (routing 0.592ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.243     1.299    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X148Y199       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057     1.356 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[1]_i_4/O
                         net (fo=5, routed)           0.270     1.626    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_1
    SLICE_X145Y198       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.105     1.731 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[1]_rep_i_1/O
                         net (fo=1, routed)           0.055     1.786    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[1]_rep_i_1_n_0
    SLICE_X145Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.142     2.187    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X145Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_rep/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.751ns  (logic 0.608ns (34.729%)  route 1.143ns (65.271%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT6=3 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.155ns (routing 0.592ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.202     1.258    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X149Y197       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.043     1.301 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[2]_i_4/O
                         net (fo=2, routed)           0.165     1.466    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]_3
    SLICE_X150Y198       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.042     1.508 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[2]_i_1/O
                         net (fo=1, routed)           0.243     1.751    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_nxt[2]
    SLICE_X151Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.155     2.200    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X151Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[2]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.711ns  (logic 0.591ns (34.547%)  route 1.120ns (65.453%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT6=3 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.150ns (routing 0.592ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.186     1.242    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X149Y199       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.045     1.287 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[0]_i_4/O
                         net (fo=9, routed)           0.344     1.632    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_2
    SLICE_X155Y198       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023     1.655 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep__8_i_1/O
                         net (fo=1, routed)           0.056     1.711    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep__8_i_1_n_0
    SLICE_X155Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.150     2.195    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X155Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__8/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 0.605ns (35.612%)  route 1.094ns (64.388%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT6=3 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.159ns (routing 0.592ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.186     1.242    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X149Y199       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.045     1.287 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[0]_i_4/O
                         net (fo=9, routed)           0.180     1.467    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_2
    SLICE_X148Y199       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.037     1.504 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep__4_i_1/O
                         net (fo=1, routed)           0.195     1.699    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep__4_i_1_n_0
    SLICE_X152Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.159     2.204    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X152Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__4/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.689ns  (logic 0.622ns (36.828%)  route 1.067ns (63.172%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT5=1 LUT6=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.150ns (routing 0.592ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.243     1.299    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X148Y199       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057     1.356 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[1]_i_4/O
                         net (fo=5, routed)           0.243     1.599    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_1
    SLICE_X146Y199       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.042     1.641 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.048     1.689    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[1]_rep__2_i_1_n_0
    SLICE_X146Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.150     2.195    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X146Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[1]_rep__2/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.613ns (36.748%)  route 1.055ns (63.252%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT6=3 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.143ns (routing 0.592ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.186     1.242    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X149Y199       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.045     1.287 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[0]_i_4/O
                         net (fo=9, routed)           0.159     1.446    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_2
    SLICE_X149Y198       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.045     1.491 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep__7_i_1/O
                         net (fo=1, routed)           0.177     1.668    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep__7_i_1_n_0
    SLICE_X147Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.143     2.188    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X147Y198       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep__7/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.664ns  (logic 0.591ns (35.520%)  route 1.073ns (64.480%))
  Logic Levels:           9  (LOOKAHEAD8=3 LUT4=1 LUT6=3 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.150ns (routing 0.592ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y196       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     0.037    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_34_n_0
    SLICE_X148Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.230     0.267 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58/COUTH
                         net (fo=3, routed)           0.002     0.269    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_58_n_3
    SLICE_X148Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.309 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59/COUTH
                         net (fo=3, routed)           0.002     0.311    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_59_n_3
    SLICE_X148Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.040     0.351 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_60/COUTH
                         net (fo=3, routed)           0.002     0.353    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/I4
    SLICE_X148Y199       LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.398 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_47/LUTCY2_INST/O
                         net (fo=3, routed)           0.023     0.421    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/I4
    SLICE_X148Y199       LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.057     0.478 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state_reg[2]_i_39/LUTCY1_INST/O
                         net (fo=1, routed)           0.248     0.726    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/u_c2h_axis_inband_converter/P[30]
    SLICE_X150Y197       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.094     0.820 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16/O
                         net (fo=1, routed)           0.219     1.039    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_16_n_0
    SLICE_X149Y197       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.017     1.056 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_7/O
                         net (fo=6, routed)           0.186     1.242    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/curr_state[2]_i_20_0
    SLICE_X149Y199       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.045     1.287 f  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/out_vld_segs[0]_i_4/O
                         net (fo=9, routed)           0.298     1.585    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_2
    SLICE_X155Y199       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.023     1.608 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep_i_1/O
                         net (fo=1, routed)           0.056     1.664    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs[0]_rep_i_1_n_0
    SLICE_X155Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       2.150     2.195    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/clk
    SLICE_X155Y199       FDRE                                         r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_c2h_axis_inband_converter/out_vld_segs_reg[0]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[0])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[0]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<0>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[10])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[10]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<10>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[11])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[11]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<11>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[12])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[12]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<12>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[13])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[13]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<13>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[14])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[14]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<14>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[15])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[15]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<15>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[16])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[16]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<16>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[17])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[17]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<17>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT58 clocked by clk_pl_0  {rise@0.000ns fall@1.165ns period=2.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.079ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_ALUADD=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.498ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X4Y97            DSP_ALUREG                   0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG_INST/ALUMODE_DATA[3]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUREG.ALUMODE_DATA<3>
    DSP_X4Y97            DSP_ALUADD (Prop_DSP_ALUADD_DSP58_ALUMODE_DATA[3]_ALU_OUT[18])
                                                      0.079     0.079 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[18]
                         net (fo=2, routed)           0.000     0.079    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<18>
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=26836, routed)       1.752     1.823    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/CLK
    DSP_X4Y97            DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.049     1.872 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     1.872    cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X4Y97            DSP_OUTPUT58                                 r  cpm_qdma_ep_part_i/versal_cips_0/inst/cpm_0/inst/qdma_1_wrapper_i/AXIST.u_demux/u_pcie_mdma_fdmux_crc_int/in1_mty_reg/DSP58C<0>_INST/DSP_OUTPUT58_INST/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_1

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMC/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.992ns  (logic 0.248ns (25.012%)  route 0.744ns (74.988%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT6=2)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 0.796ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y243       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32/LUTCY2_INST/GE
                         net (fo=1, routed)           0.013     0.013    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32_n_0
    SLICE_X188Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.047     0.060 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_15/COUTF
                         net (fo=3, routed)           0.321     0.381    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I1
    SLICE_X187Y242       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.100     0.481 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT6/O
                         net (fo=1, routed)           0.156     0.637    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_1
    SLICE_X187Y242       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.101     0.738 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_3/O
                         net (fo=4, routed)           0.254     0.992    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMC/I
    SLICE_X191Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMC/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.236     2.281    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMC/CLK
    SLICE_X191Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMC/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMD/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.293ns (29.575%)  route 0.698ns (70.425%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=2 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.235ns (routing 0.796ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y244       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73_n_0
    SLICE_X187Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTF)
                                                      0.121     0.135 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_35/COUTF
                         net (fo=2, routed)           0.014     0.149    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/I4
    SLICE_X187Y244       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     0.196 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/LUTCY2_INST/O
                         net (fo=6, routed)           0.219     0.415    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I2
    SLICE_X187Y242       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     0.483 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT5/O
                         net (fo=1, routed)           0.187     0.670    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_0
    SLICE_X187Y242       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     0.727 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_4/O
                         net (fo=8, routed)           0.263     0.991    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMD/I
    SLICE_X189Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMD/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.235     2.280    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMD/CLK
    SLICE_X189Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMD/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMC/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.970ns  (logic 0.248ns (25.556%)  route 0.722ns (74.444%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT6=2)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 0.796ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y243       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32/LUTCY2_INST/GE
                         net (fo=1, routed)           0.013     0.013    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32_n_0
    SLICE_X188Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.047     0.060 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_15/COUTF
                         net (fo=3, routed)           0.321     0.381    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I1
    SLICE_X187Y242       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.100     0.481 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT6/O
                         net (fo=1, routed)           0.156     0.637    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_1
    SLICE_X187Y242       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.101     0.738 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_3/O
                         net (fo=4, routed)           0.233     0.970    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMC/I
    SLICE_X187Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMC/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.242     2.287    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMC/CLK
    SLICE_X187Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMC/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAME/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.967ns  (logic 0.293ns (30.286%)  route 0.674ns (69.714%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=2 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 0.796ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y244       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73_n_0
    SLICE_X187Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTF)
                                                      0.121     0.135 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_35/COUTF
                         net (fo=2, routed)           0.014     0.149    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/I4
    SLICE_X187Y244       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     0.196 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/LUTCY2_INST/O
                         net (fo=6, routed)           0.219     0.415    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I2
    SLICE_X187Y242       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     0.483 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT5/O
                         net (fo=1, routed)           0.187     0.670    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_0
    SLICE_X187Y242       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     0.727 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_4/O
                         net (fo=8, routed)           0.240     0.967    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAME/I
    SLICE_X191Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAME/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.236     2.281    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAME/CLK
    SLICE_X191Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAME/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_43/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMB/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.220ns (22.778%)  route 0.746ns (77.222%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.235ns (routing 0.796ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y244       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_43/LUTCY2_INST/GE
                         net (fo=1, routed)           0.013     0.013    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_43_n_0
    SLICE_X188Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.047     0.060 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_20/COUTF
                         net (fo=2, routed)           0.254     0.314    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/mdma_pre_flr_inst/find_one[4]2
    SLICE_X187Y242       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.100     0.414 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_6/O
                         net (fo=2, routed)           0.207     0.621    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_6_n_0
    SLICE_X187Y242       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.073     0.694 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_2/O
                         net (fo=4, routed)           0.272     0.966    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMB/I
    SLICE_X189Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMB/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.235     2.280    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMB/CLK
    SLICE_X189Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAMB/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAME/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.961ns  (logic 0.293ns (30.477%)  route 0.668ns (69.523%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=2 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 0.796ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y244       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73_n_0
    SLICE_X187Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTF)
                                                      0.121     0.135 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_35/COUTF
                         net (fo=2, routed)           0.014     0.149    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/I4
    SLICE_X187Y244       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     0.196 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/LUTCY2_INST/O
                         net (fo=6, routed)           0.219     0.415    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I2
    SLICE_X187Y242       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     0.483 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT5/O
                         net (fo=1, routed)           0.187     0.670    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_0
    SLICE_X187Y242       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     0.727 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_4/O
                         net (fo=8, routed)           0.234     0.961    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAME/I
    SLICE_X191Y242       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAME/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.236     2.281    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAME/CLK
    SLICE_X191Y242       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAME/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMD/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.956ns  (logic 0.293ns (30.653%)  route 0.663ns (69.347%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=2 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 0.796ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y244       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73_n_0
    SLICE_X187Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTF)
                                                      0.121     0.135 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_35/COUTF
                         net (fo=2, routed)           0.014     0.149    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/I4
    SLICE_X187Y244       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     0.196 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/LUTCY2_INST/O
                         net (fo=6, routed)           0.219     0.415    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I2
    SLICE_X187Y242       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     0.483 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT5/O
                         net (fo=1, routed)           0.187     0.670    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_0
    SLICE_X187Y242       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     0.727 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_4/O
                         net (fo=8, routed)           0.228     0.956    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMD/I
    SLICE_X191Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMD/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.236     2.281    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMD/CLK
    SLICE_X191Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_0_63_7_11/RAMD/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMD/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.952ns  (logic 0.293ns (30.791%)  route 0.659ns (69.209%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=2 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.242ns (routing 0.796ns, distribution 1.446ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y244       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73_n_0
    SLICE_X187Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTF)
                                                      0.121     0.135 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_35/COUTF
                         net (fo=2, routed)           0.014     0.149    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/I4
    SLICE_X187Y244       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     0.196 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/LUTCY2_INST/O
                         net (fo=6, routed)           0.219     0.415    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I2
    SLICE_X187Y242       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     0.483 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT5/O
                         net (fo=1, routed)           0.187     0.670    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_0
    SLICE_X187Y242       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     0.727 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_4/O
                         net (fo=8, routed)           0.224     0.952    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMD/I
    SLICE_X187Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMD/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.242     2.287    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMD/CLK
    SLICE_X187Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_128_191_7_11/RAMD/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAME/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.293ns (30.919%)  route 0.655ns (69.081%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT5=2 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.235ns (routing 0.796ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y244       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73/LUTCY2_INST/GE
                         net (fo=1, routed)           0.014     0.014    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_73_n_0
    SLICE_X187Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEB_COUTF)
                                                      0.121     0.135 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_35/COUTF
                         net (fo=2, routed)           0.014     0.149    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/I4
    SLICE_X187Y244       LUTCY2 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.047     0.196 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_18/LUTCY2_INST/O
                         net (fo=6, routed)           0.219     0.415    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I2
    SLICE_X187Y242       LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.068     0.483 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT5/O
                         net (fo=1, routed)           0.187     0.670    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_0
    SLICE_X187Y242       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.057     0.727 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_4/O
                         net (fo=8, routed)           0.220     0.948    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAME/I
    SLICE_X189Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAME/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.235     2.280    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAME/CLK
    SLICE_X189Y241       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_64_127_7_11/RAME/RAMD64_INST/CLK

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAMC/RAMD64_INST/I
                            (rising edge-triggered cell RAMD64E5 clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.945ns  (logic 0.248ns (26.239%)  route 0.697ns (73.761%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT6=2)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.236ns (routing 0.796ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y243       LUTCY2                       0.000     0.000 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32/LUTCY2_INST/GE
                         net (fo=1, routed)           0.013     0.013    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_32_n_0
    SLICE_X188Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEF_COUTF)
                                                      0.047     0.060 f  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_15/COUTF
                         net (fo=3, routed)           0.321     0.381    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/I1
    SLICE_X187Y242       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.100     0.481 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9/LUT6/O
                         net (fo=1, routed)           0.156     0.637    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_9_n_1
    SLICE_X187Y242       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.101     0.738 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/MemArray_reg_0_63_7_11_i_3/O
                         net (fo=4, routed)           0.207     0.945    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAMC/I
    SLICE_X191Y242       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAMC/RAMD64_INST/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.045     0.045 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.236     2.281    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAMC/CLK
    SLICE_X191Y242       RAMD64E5                                     r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/flr_req_fifo/MemArray_reg_192_255_7_11/RAMC/RAMD64_INST/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.132ns (81.988%)  route 0.029ns (18.012%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 0.663ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.008     0.008    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2_n_0
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.104     0.112 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.113    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_1/I4
    SLICE_X68Y242        LUTCY1 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.028     0.141 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.020     0.161    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/qid[0]
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.197     2.268    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][15]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.148ns (82.222%)  route 0.032ns (17.778%))
  Logic Levels:           3  (LOOKAHEAD8=2 LUTCY1=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 0.663ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.008     0.008    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2_n_0
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.104     0.112 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.113    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2_n_3
    SLICE_X68Y242        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.018     0.131 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][17]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.134    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][17]_i_1/I4
    SLICE_X68Y242        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.026     0.160 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][17]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.020     0.180    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/qid[2]
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.197     2.268    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][17]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.156ns (80.829%)  route 0.037ns (19.171%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 0.663ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.008     0.008    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2_n_0
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.104     0.112 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.113    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_1/I4
    SLICE_X68Y242        LUTCY2 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.023     0.136 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.007     0.143    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][16]_i_1/I4
    SLICE_X68Y242        LUTCY1 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.029     0.172 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][16]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.193    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/qid[1]
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.197     2.268    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][16]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[9]_i_3/LUTCY2_INST/O
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.059ns (28.922%)  route 0.145ns (71.078%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT3=1 LUTCY1=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.153ns (routing 0.663ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X238Y265       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[9]_i_3/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[9]_i_3_n_2
    SLICE_X238Y265       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.016     0.016 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]_i_9/COUTB
                         net (fo=2, routed)           0.003     0.019    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]_i_3/I4
    SLICE_X238Y265       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.026     0.045 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]_i_3/LUTCY1_INST/O
                         net (fo=1, routed)           0.119     0.164    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/fn_axi2csr_addr_return00_out[12]
    SLICE_X236Y265       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.017     0.181 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr[10]_i_1/O
                         net (fo=1, routed)           0.023     0.204    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr[10]_i_1_n_0
    SLICE_X236Y265       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.153     2.224    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X236Y265       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.173ns (80.465%)  route 0.042ns (19.535%))
  Logic Levels:           4  (LOOKAHEAD8=2 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 0.663ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2/LUTCY2_INST/GE
                         net (fo=1, routed)           0.008     0.008    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][7]_i_2_n_0
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.104     0.112 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTH
                         net (fo=3, routed)           0.001     0.113    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2_n_3
    SLICE_X68Y242        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTB)
                                                      0.018     0.131 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][17]_i_3/COUTB
                         net (fo=2, routed)           0.003     0.134    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][17]_i_1/I4
    SLICE_X68Y242        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.156 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][17]_i_1/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.164    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][18]_i_2/I4
    SLICE_X68Y242        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.029     0.193 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][18]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.022     0.215    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/qid[3]
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.197     2.268    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X68Y242        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][18]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.066ns (28.326%)  route 0.167ns (71.674%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT4=1 LUTCY1=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.198ns (routing 0.663ns, distribution 1.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2_n_2
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.016     0.016 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.019    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][9]_i_2/I4
    SLICE_X68Y241        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.026     0.045 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.144     0.189    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/qid[2]
    SLICE_X68Y240        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.024     0.213 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din[dat][9]_i_1/O
                         net (fo=1, routed)           0.020     0.233    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][14]_0[9]
    SLICE_X68Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.198     2.269    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X68Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][9]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[9]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.094ns (39.662%)  route 0.143ns (60.338%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT3=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.153ns (routing 0.663ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X236Y267       LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[9]_i_2_n_2
    SLICE_X236Y267       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.016     0.016 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]_i_6/COUTB
                         net (fo=2, routed)           0.003     0.019    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]_i_2/I4
    SLICE_X236Y267       LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.041 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[10]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.049    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[11]_i_2/I4
    SLICE_X236Y267       LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.029     0.078 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[11]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.119     0.197    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/fn_axi2csr_addr_return02_out[13]
    SLICE_X236Y265       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.027     0.224 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr[11]_i_1/O
                         net (fo=1, routed)           0.013     0.237    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr[11]_i_1_n_0
    SLICE_X236Y265       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.153     2.224    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/axi_aclk
    SLICE_X236Y265       FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/u_mailbox/u_mailbox_fsm/csr_addr_reg[11]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.103ns (41.700%)  route 0.144ns (58.300%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT4=1 LUTCY1=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 0.663ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2_n_2
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.051     0.051 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTF
                         net (fo=2, routed)           0.002     0.053    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][13]_i_2/I4
    SLICE_X68Y241        LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.027     0.080 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][13]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.120     0.200    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/qid[6]
    SLICE_X69Y240        LUT4 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.025     0.225 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din[dat][13]_i_1/O
                         net (fo=1, routed)           0.022     0.247    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][14]_0[13]
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.188     2.259    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][13]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.095ns (33.451%)  route 0.189ns (66.549%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT4=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 0.663ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2_n_2
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.016     0.016 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.019    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][9]_i_2/I4
    SLICE_X68Y241        LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.041 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.049    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][10]_i_2/I4
    SLICE_X68Y241        LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.029     0.078 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.158     0.236    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/qid[3]
    SLICE_X69Y240        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.028     0.264 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din[dat][10]_i_1/O
                         net (fo=1, routed)           0.020     0.284    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][14]_0[10]
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.188     2.259    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][10]/C

Slack:                    inf
  Source:                 cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.112ns (36.721%)  route 0.193ns (63.279%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT4=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.313ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.626ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 0.663ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        LUTCY2                       0.000     0.000 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][8]_i_2_n_2
    SLICE_X68Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.037     0.037 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][15]_i_2/COUTD
                         net (fo=2, routed)           0.003     0.040    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][11]_i_2/I4
    SLICE_X68Y241        LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.023     0.063 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][11]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.007     0.070    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][12]_i_2/I4
    SLICE_X68Y241        LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.028     0.098 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din_reg[dat][12]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.162     0.260    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/qid[5]
    SLICE_X69Y240        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.024     0.284 r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mdma_pre_flr_inst/req_din[dat][12]_i_1/O
                         net (fo=1, routed)           0.021     0.305    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][14]_0[12]
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[1]
                         net (fo=1, routed)           0.000     0.000    cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/pmc_pl_ref_clk[1]
    BUFG_PS_X0Y7         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.071     0.071 r  cpm_qdma_ep_part_i/versal_cips_0/inst/pspmc_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X3Y3 (CLOCK_ROOT)    net (fo=7610, routed)        2.188     2.259    cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/axi_aclk
    SLICE_X69Y240        FDRE                                         r  cpm_qdma_ep_part_i/pcie_qdma_mailbox_0/inst/rtl_top/mailbox_clock_switch_i/req_din_reg[dat][12]/C





