`timescale 1ns / 1ps

interface uart_if();
    logic dummy;
endinterface
