#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 02 12:26:57 2017
# Process ID: 7588
# Current directory: D:/VivdoProjects/SineWave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7184 D:\VivdoProjects\SineWave\SineWave.xpr
# Log file: D:/VivdoProjects/SineWave/vivado.log
# Journal file: D:/VivdoProjects/SineWave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivdoProjects/SineWave/SineWave.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinix/Vivado/2016.4/data/ip'.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/ThreePhase_SCRs_Controller_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ThreePhase_SCRs_Controller' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ThreePhase_SCRs_Controller_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VivdoProjects/SineWave/Sinewaves.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ThreePhase_SCRs_Controller
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinix/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto ee2c1f4ee4d74a6683b33f9a07b9c083 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ThreePhase_SCRs_Controller_behav xil_defaultlib.ThreePhase_SCRs_Controller -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/ThreePhase_SCRs_Controller_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/VivdoProjects/SineWave/SineWave.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 02 12:28:15 2017...
