

================================================================
== Vitis HLS Report for 'p_shadowquilt_main_loop_make_verticle_strip'
================================================================
* Date:           Tue Jul  9 11:00:44 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.120 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                              Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_write_patch_stream_layer_loop_write_patch_stream_superpoint  |       80|       80|         2|          1|          1|    80|       yes|
        |- loop_get_superpoint_min_z                                         |       16|       16|         2|          1|          1|    16|       yes|
        |- loop_get_superpoint_min_z                                         |       16|       16|         2|          1|          1|    16|       yes|
        |- loop_write_patch_stream_layer_loop_write_patch_stream_superpoint  |       80|       80|         2|          1|          1|    80|       yes|
        |- loop_adjust_complementary_patch                                   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + loop_copy_z_values_to_current_z_array                            |        ?|        ?|         ?|          -|          -|     5|        no|
        | + VITIS_LOOP_952_1                                                 |        5|        5|         2|          1|          1|     5|       yes|
        | + VITIS_LOOP_967_2                                                 |        5|        5|         2|          1|          1|     5|       yes|
        | + VITIS_LOOP_974_3                                                 |        5|        5|         2|          1|          1|     5|       yes|
        | + VITIS_LOOP_987_4                                                 |        9|        9|         6|          1|          1|     5|       yes|
        | + VITIS_LOOP_997_5                                                 |        8|        8|         5|          1|          1|     5|       yes|
        | + VITIS_LOOP_1003_6                                                |        6|        6|         3|          1|          1|     5|       yes|
        | + VITIS_LOOP_1013_7                                                |       54|       54|        52|          1|          1|     4|       yes|
        | + VITIS_LOOP_1027_8                                                |       12|       12|         9|          1|          1|     4|       yes|
        +--------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2
  * Pipeline-7: initiation interval (II) = 1, depth = 6
  * Pipeline-8: initiation interval (II) = 1, depth = 5
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 1, depth = 52
  * Pipeline-11: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 165
* Pipeline : 12
  Pipeline-0 : II = 1, D = 2, States = { 13 14 }
  Pipeline-1 : II = 1, D = 2, States = { 23 24 }
  Pipeline-2 : II = 1, D = 2, States = { 27 28 }
  Pipeline-3 : II = 1, D = 2, States = { 44 45 }
  Pipeline-4 : II = 1, D = 2, States = { 59 60 }
  Pipeline-5 : II = 1, D = 2, States = { 62 63 }
  Pipeline-6 : II = 1, D = 2, States = { 65 66 }
  Pipeline-7 : II = 1, D = 6, States = { 67 68 69 70 71 72 }
  Pipeline-8 : II = 1, D = 5, States = { 74 75 76 77 78 }
  Pipeline-9 : II = 1, D = 3, States = { 80 81 82 }
  Pipeline-10 : II = 1, D = 52, States = { 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 }
  Pipeline-11 : II = 1, D = 9, States = { 137 138 139 140 141 142 143 144 145 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 32 
21 --> 22 
22 --> 32 23 
23 --> 25 24 
24 --> 23 
25 --> 26 
26 --> 32 27 
27 --> 29 28 
28 --> 27 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 46 45 
45 --> 44 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 61 59 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 54 
59 --> 61 60 
60 --> 59 
61 --> 62 65 
62 --> 64 63 
63 --> 62 
64 --> 67 
65 --> 64 66 
66 --> 65 
67 --> 73 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 67 
73 --> 74 
74 --> 79 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 74 
79 --> 80 
80 --> 83 81 
81 --> 82 
82 --> 80 
83 --> 84 
84 --> 136 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 84 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 137 
146 --> 147 
147 --> 148 149 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 153 
152 --> 153 
153 --> 154 155 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 159 
158 --> 159 
159 --> 160 161 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 52 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.76>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%init_patch_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:489]   --->   Operation 166 'alloca' 'init_patch_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%init_patch_V_1 = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:489]   --->   Operation 167 'alloca' 'init_patch_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%current_z_i_index_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:927]   --->   Operation 168 'alloca' 'current_z_i_index_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%new_z_i_index_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:928]   --->   Operation 169 'alloca' 'new_z_i_index_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%new_z_i_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:1001]   --->   Operation 170 'alloca' 'new_z_i_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:1011]   --->   Operation 171 'alloca' 'new_z_i_atTop_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 172 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 172 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 173 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.76>
ST_3 : Operation 174 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 174 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 175 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.76>
ST_5 : Operation 176 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 176 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 177 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.76>
ST_7 : Operation 178 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 178 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 179 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 5.76>
ST_9 : Operation 180 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 180 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 23068776, i32 52428800, i1 0, i96 %init_patch_V_1, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 181 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.46>
ST_11 : Operation 182 [2/2] (0.46ns)   --->   "%call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V_1, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/system.cpp:520]   --->   Operation 182 'call' 'call_ln520' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_18, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/2] (0.00ns)   --->   "%call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V_1, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/system.cpp:520]   --->   Operation 186 'call' 'call_ln520' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 187 [1/1] (0.46ns)   --->   "%br_ln37 = br void" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 187 'br' 'br_ln37' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 3.21>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i7 %add_ln37_2, void %.split167" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 188 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%layer = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i3 %select_ln37_1, void %.split167" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 189 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%point = phi i5 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %add_ln39, void %.split167" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 190 'phi' 'point' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.85ns)   --->   "%add_ln37_2 = add i7 %indvar_flatten, i7 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 191 'add' 'add_ln37_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_eq  i7 %indvar_flatten, i7 80" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 193 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split167, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 194 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.71ns)   --->   "%add_ln37 = add i3 %layer, i3 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 195 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.72ns)   --->   "%icmp_ln39 = icmp_eq  i5 %point, i5 16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 196 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 197 [1/1] (0.34ns)   --->   "%select_ln37 = select i1 %icmp_ln39, i5 0, i5 %point" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 197 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.34ns)   --->   "%select_ln37_1 = select i1 %icmp_ln39, i3 %add_ln37, i3 %layer" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 198 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_85 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln37_1, i4 0" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 199 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %select_ln37" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 200 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.85ns)   --->   "%add_ln40 = add i7 %tmp_85, i7 %zext_ln40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 201 'add' 'add_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %add_ln40" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 202 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%init_patch_V_1_addr = getelementptr i96 %init_patch_V_1, i64 0, i64 %zext_ln40_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 203 'getelementptr' 'init_patch_V_1_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 204 [2/2] (1.29ns)   --->   "%init_patch_V_1_load = load i7 %init_patch_V_1_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 204 'load' 'init_patch_V_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_13 : Operation 205 [1/1] (0.82ns)   --->   "%add_ln39 = add i5 %select_ln37, i5 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 205 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.02>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_write_patch_stream_layer_loop_write_patch_stream_superpoint_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 207 'speclooptripcount' 'empty' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 208 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 209 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 210 [1/2] (1.29ns)   --->   "%init_patch_V_1_load = load i7 %init_patch_V_1_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 210 'load' 'init_patch_V_1_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_14 : Operation 211 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %patch_stream_V, i96 %init_patch_V_1_load" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 211 'write' 'write_ln174' <Predicate = (!icmp_ln37)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 0> <FIFO>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 15 <SV = 13> <Delay = 1.33>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%latest_patch_index_constprop_load = load i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:624]   --->   Operation 213 'load' 'latest_patch_index_constprop_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [2/2] (1.33ns)   --->   "%call_ln624 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load, i32 %pSlope, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load, i26 %z1_min, i2 %latest_patch_index_constprop_load, i26 %z1_max, i2 %latest_patch_index_constprop_load, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes" [PartitionAcceleratorHLS/src/system.cpp:624]   --->   Operation 214 'call' 'call_ln624' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln624 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load, i32 %pSlope, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load, i26 %z1_min, i2 %latest_patch_index_constprop_load, i26 %z1_max, i2 %latest_patch_index_constprop_load, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes" [PartitionAcceleratorHLS/src/system.cpp:624]   --->   Operation 215 'call' 'call_ln624' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.46>
ST_17 : Operation 216 [2/2] (0.46ns)   --->   "%call_ln632 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:632]   --->   Operation 216 'call' 'call_ln632' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.00>
ST_18 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln632 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:632]   --->   Operation 217 'call' 'call_ln632' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 0.73>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%latest_patch_index_constprop_load_1 = load i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:671]   --->   Operation 218 'load' 'latest_patch_index_constprop_load_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i2 %latest_patch_index_constprop_load_1" [PartitionAcceleratorHLS/src/system.cpp:671]   --->   Operation 219 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%c_corner_1_addr = getelementptr i32 %c_corner_1, i64 0, i64 %zext_ln671" [PartitionAcceleratorHLS/src/system.cpp:671]   --->   Operation 220 'getelementptr' 'c_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [2/2] (0.73ns)   --->   "%original_c_V = load i2 %c_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:671]   --->   Operation 221 'load' 'original_c_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%d_corner_1_addr = getelementptr i32 %d_corner_1, i64 0, i64 %zext_ln671" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 222 'getelementptr' 'd_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [2/2] (0.73ns)   --->   "%original_d_V = load i2 %d_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 223 'load' 'original_d_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 224 [1/1] (0.00ns)   --->   "%c_corner_0_addr = getelementptr i26 %c_corner_0, i64 0, i64 %zext_ln671" [PartitionAcceleratorHLS/src/system.cpp:693]   --->   Operation 224 'getelementptr' 'c_corner_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 225 [2/2] (0.73ns)   --->   "%c_corner_0_load = load i2 %c_corner_0_addr" [PartitionAcceleratorHLS/src/system.cpp:693]   --->   Operation 225 'load' 'c_corner_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_19 : Operation 226 [1/1] (0.00ns)   --->   "%a_corner_1_addr = getelementptr i32 %a_corner_1, i64 0, i64 %zext_ln671"   --->   Operation 226 'getelementptr' 'a_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 227 [2/2] (0.73ns)   --->   "%a_corner_1_load = load i2 %a_corner_1_addr"   --->   Operation 227 'load' 'a_corner_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%flatBottom_addr = getelementptr i1 %flatBottom, i64 0, i64 %zext_ln671" [PartitionAcceleratorHLS/src/system.cpp:699]   --->   Operation 228 'getelementptr' 'flatBottom_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [2/2] (0.73ns)   --->   "%squarePatch_alternate2 = load i2 %flatBottom_addr" [PartitionAcceleratorHLS/src/system.cpp:699]   --->   Operation 229 'load' 'squarePatch_alternate2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%squareAcceptance_addr = getelementptr i1 %squareAcceptance, i64 0, i64 %zext_ln671" [PartitionAcceleratorHLS/src/system.cpp:705]   --->   Operation 230 'getelementptr' 'squareAcceptance_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [2/2] (0.73ns)   --->   "%squareAcceptance_load = load i2 %squareAcceptance_addr" [PartitionAcceleratorHLS/src/system.cpp:705]   --->   Operation 231 'load' 'squareAcceptance_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>

State 20 <SV = 18> <Delay = 6.06>
ST_20 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %latest_patch_index_constprop_load_1, i6 0" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 232 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %latest_patch_index_constprop_load_1, i4 0" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 233 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i6 %tmp_83" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 234 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 235 [1/1] (0.87ns)   --->   "%add_ln50 = add i8 %tmp_82, i8 %zext_ln50" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 235 'add' 'add_ln50' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 236 [1/1] (0.87ns)   --->   "%add_ln50_4 = add i8 %add_ln50, i8 64" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 236 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 237 [1/2] (0.73ns)   --->   "%original_c_V = load i2 %c_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:671]   --->   Operation 237 'load' 'original_c_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 238 [1/2] (0.73ns)   --->   "%original_d_V = load i2 %d_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 238 'load' 'original_d_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 239 [1/2] (0.73ns)   --->   "%c_corner_0_load = load i2 %c_corner_0_addr" [PartitionAcceleratorHLS/src/system.cpp:693]   --->   Operation 239 'load' 'c_corner_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_20 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i26 %c_corner_0_load"   --->   Operation 240 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i32 %original_c_V"   --->   Operation 241 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 242 [1/1] (1.14ns)   --->   "%ret_V_23 = sub i33 %sext_ln703, i33 %sext_ln703_7"   --->   Operation 242 'sub' 'ret_V_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i33 %ret_V_23"   --->   Operation 243 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %trunc_ln1118, i20 0"   --->   Operation 244 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_84 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i33.i18, i33 %ret_V_23, i18 0"   --->   Operation 245 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i51 %tmp_84"   --->   Operation 246 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_3 = add i52 %shl_ln, i52 %sext_ln1118_2"   --->   Operation 247 'add' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%lhs_7 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %original_c_V, i20 0"   --->   Operation 248 'bitconcatenate' 'lhs_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.99ns) (root node of TernaryAdder)   --->   "%ret_V_9 = add i52 %r_V_3, i52 %lhs_7"   --->   Operation 249 'add' 'ret_V_9' <Predicate = true> <Delay = 0.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%projectionOfCornerToBeam_V = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_9, i32 20, i32 51"   --->   Operation 250 'partselect' 'projectionOfCornerToBeam_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/2] (0.73ns)   --->   "%a_corner_1_load = load i2 %a_corner_1_addr"   --->   Operation 251 'load' 'a_corner_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_20 : Operation 252 [1/1] (0.80ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %a_corner_1_load, i32 52428800"   --->   Operation 252 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 253 [1/2] (0.73ns)   --->   "%squarePatch_alternate2 = load i2 %flatBottom_addr" [PartitionAcceleratorHLS/src/system.cpp:699]   --->   Operation 253 'load' 'squarePatch_alternate2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_20 : Operation 254 [1/2] (0.73ns)   --->   "%squareAcceptance_load = load i2 %squareAcceptance_addr" [PartitionAcceleratorHLS/src/system.cpp:705]   --->   Operation 254 'load' 'squareAcceptance_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_20 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node notChoppedPatch)   --->   "%and_ln1494 = and i1 %squarePatch_alternate2, i1 %icmp_ln1494"   --->   Operation 255 'and' 'and_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [1/1] (0.14ns) (out node of the LUT)   --->   "%notChoppedPatch = or i1 %squareAcceptance_load, i1 %and_ln1494" [PartitionAcceleratorHLS/src/system.cpp:705]   --->   Operation 256 'or' 'notChoppedPatch' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%nPatchesAtOriginal_V = load i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/system.cpp:710]   --->   Operation 257 'load' 'nPatchesAtOriginal_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.67ns)   --->   "%br_ln739 = br i1 %notChoppedPatch, void %_ifconv194, void %.critedge" [PartitionAcceleratorHLS/src/system.cpp:739]   --->   Operation 258 'br' 'br_ln739' <Predicate = true> <Delay = 0.67>
ST_20 : Operation 259 [1/1] (0.80ns)   --->   "%icmp_ln935 = icmp_eq  i32 %original_c_V, i32 0"   --->   Operation 259 'icmp' 'icmp_ln935' <Predicate = (!notChoppedPatch)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %original_c_V, i32 31"   --->   Operation 260 'bitselect' 'p_Result_120' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (1.14ns)   --->   "%tmp_V = sub i32 0, i32 %original_c_V"   --->   Operation 261 'sub' 'tmp_V' <Predicate = (!notChoppedPatch)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 262 [1/1] (0.28ns)   --->   "%m_67 = select i1 %p_Result_120, i32 %tmp_V, i32 %original_c_V"   --->   Operation 262 'select' 'm_67' <Predicate = (!notChoppedPatch)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_121 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_67, i32 31, i32 0"   --->   Operation 263 'partselect' 'p_Result_121' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_121, i1 1"   --->   Operation 264 'cttz' 'l' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (1.14ns)   --->   "%sub_ln944 = sub i32 32, i32 %l"   --->   Operation 265 'sub' 'sub_ln944' <Predicate = (!notChoppedPatch)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (1.14ns)   --->   "%lsb_index = add i32 %sub_ln944, i32 4294967272"   --->   Operation 266 'add' 'lsb_index' <Predicate = (!notChoppedPatch)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 267 'partselect' 'tmp_41' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.81ns)   --->   "%icmp_ln946 = icmp_sgt  i31 %tmp_41, i31 0"   --->   Operation 268 'icmp' 'icmp_ln946' <Predicate = (!notChoppedPatch)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944"   --->   Operation 269 'trunc' 'trunc_ln947' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.84ns)   --->   "%sub_ln947 = sub i6 57, i6 %trunc_ln947"   --->   Operation 270 'sub' 'sub_ln947' <Predicate = (!notChoppedPatch)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%zext_ln947 = zext i6 %sub_ln947"   --->   Operation 271 'zext' 'zext_ln947' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%lshr_ln947 = lshr i32 4294967295, i32 %zext_ln947"   --->   Operation 272 'lshr' 'lshr_ln947' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%shl_ln949 = shl i32 1, i32 %lsb_index"   --->   Operation 273 'shl' 'shl_ln949' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%or_ln949_12 = or i32 %lshr_ln947, i32 %shl_ln949"   --->   Operation 274 'or' 'or_ln949_12' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949)   --->   "%and_ln949 = and i32 %m_67, i32 %or_ln949_12"   --->   Operation 275 'and' 'and_ln949' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949 = icmp_ne  i32 %and_ln949, i32 0"   --->   Operation 276 'icmp' 'icmp_ln949' <Predicate = (!notChoppedPatch)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 277 'bitselect' 'tmp_42' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%xor_ln949 = xor i1 %tmp_42, i1 1"   --->   Operation 278 'xor' 'xor_ln949' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_67, i32 %lsb_index"   --->   Operation 279 'bitselect' 'p_Result_122' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.80ns)   --->   "%icmp_ln958 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 280 'icmp' 'icmp_ln958' <Predicate = (!notChoppedPatch)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%and_ln949_6 = and i1 %p_Result_122, i1 %xor_ln949"   --->   Operation 281 'and' 'and_ln949_6' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node select_ln958)   --->   "%select_ln946 = select i1 %icmp_ln946, i1 %icmp_ln949, i1 %p_Result_122"   --->   Operation 282 'select' 'select_ln946' <Predicate = (!notChoppedPatch)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 283 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958 = select i1 %icmp_ln958, i1 %select_ln946, i1 %and_ln949_6"   --->   Operation 283 'select' 'select_ln958' <Predicate = (!notChoppedPatch)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l"   --->   Operation 284 'trunc' 'trunc_ln943' <Predicate = (!notChoppedPatch)> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.80ns)   --->   "%icmp_ln1495 = icmp_slt  i32 %projectionOfCornerToBeam_V, i32 15728640"   --->   Operation 285 'icmp' 'icmp_ln1495' <Predicate = (!notChoppedPatch)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 5.84>
ST_21 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln959_10 = zext i32 %m_67"   --->   Operation 286 'zext' 'zext_ln959_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (1.14ns)   --->   "%sub_ln959 = sub i32 25, i32 %sub_ln944"   --->   Operation 287 'sub' 'sub_ln959' <Predicate = (!icmp_ln958)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln959 = zext i32 %sub_ln959"   --->   Operation 288 'zext' 'zext_ln959' <Predicate = (!icmp_ln958)> <Delay = 0.00>
ST_21 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%shl_ln959 = shl i64 %zext_ln959_10, i64 %zext_ln959"   --->   Operation 289 'shl' 'shl_ln959' <Predicate = (!icmp_ln958)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (1.14ns)   --->   "%add_ln958 = add i32 %sub_ln944, i32 4294967271"   --->   Operation 290 'add' 'add_ln958' <Predicate = (icmp_ln958)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln958 = zext i32 %add_ln958"   --->   Operation 291 'zext' 'zext_ln958' <Predicate = (icmp_ln958)> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%lshr_ln958 = lshr i64 %zext_ln959_10, i64 %zext_ln958"   --->   Operation 292 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%m = select i1 %icmp_ln958, i64 %lshr_ln958, i64 %shl_ln959"   --->   Operation 293 'select' 'm' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node m_35)   --->   "%zext_ln961 = zext i1 %select_ln958"   --->   Operation 294 'zext' 'zext_ln961' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_35 = add i64 %m, i64 %zext_ln961"   --->   Operation 295 'add' 'm_35' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%m_68 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_35, i32 1, i32 63"   --->   Operation 296 'partselect' 'm_68' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i63 %m_68"   --->   Operation 297 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_35, i32 25"   --->   Operation 298 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.40ns)   --->   "%select_ln943 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 299 'select' 'select_ln943' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 12, i8 %trunc_ln943"   --->   Operation 300 'sub' 'sub_ln964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 301 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, i8 %select_ln943"   --->   Operation 301 'add' 'add_ln964' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_120, i8 %add_ln964"   --->   Operation 302 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_123 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962, i9 %tmp_2, i32 23, i32 31"   --->   Operation 303 'partset' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_123"   --->   Operation 304 'trunc' 'LD' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln744 = bitcast i32 %LD"   --->   Operation 305 'bitcast' 'bitcast_ln744' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %m_35, i32 1, i32 23"   --->   Operation 306 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.70ns)   --->   "%icmp_ln971 = icmp_ne  i8 %add_ln964, i8 255"   --->   Operation 307 'icmp' 'icmp_ln971' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.88ns)   --->   "%icmp_ln971_1 = icmp_eq  i23 %trunc_ln, i23 0"   --->   Operation 308 'icmp' 'icmp_ln971_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 309 [2/2] (1.91ns)   --->   "%tmp_13 = fcmp_ogt  i32 %bitcast_ln744, i32 -50.0001"   --->   Operation 309 'fcmp' 'tmp_13' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 2.73>
ST_22 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln741)   --->   "%or_ln971 = or i1 %icmp_ln971_1, i1 %icmp_ln971"   --->   Operation 310 'or' 'or_ln971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 311 [1/2] (1.91ns)   --->   "%tmp_13 = fcmp_ogt  i32 %bitcast_ln744, i32 -50.0001"   --->   Operation 311 'fcmp' 'tmp_13' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln741)   --->   "%and_ln971 = and i1 %or_ln971, i1 %tmp_13"   --->   Operation 312 'and' 'and_ln971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln741)   --->   "%or_ln935 = or i1 %icmp_ln935, i1 %and_ln971"   --->   Operation 313 'or' 'or_ln935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 314 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln741 = and i1 %or_ln935, i1 %icmp_ln1495" [PartitionAcceleratorHLS/src/system.cpp:741]   --->   Operation 314 'and' 'and_ln741' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 315 [1/1] (0.67ns)   --->   "%br_ln741 = br i1 %and_ln741, void %.critedge, void %.preheader6.preheader" [PartitionAcceleratorHLS/src/system.cpp:741]   --->   Operation 315 'br' 'br_ln741' <Predicate = true> <Delay = 0.67>
ST_22 : Operation 316 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 316 'br' 'br_ln0' <Predicate = (and_ln741)> <Delay = 0.46>

State 23 <SV = 21> <Delay = 2.16>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln49, void %.split163, i5 0, void %.preheader6.preheader" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 317 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%min_z_V = phi i32 %min_z_V_1, void %.split163, i32 1073741824, void %.preheader6.preheader"   --->   Operation 318 'phi' 'min_z_V' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%empty_258 = phi i32 %select_ln51_2, void %.split163, i32 1073741824, void %.preheader6.preheader" [PartitionAcceleratorHLS/src/system.cpp:51]   --->   Operation 319 'phi' 'empty_258' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 320 [1/1] (0.82ns)   --->   "%add_ln49 = add i5 %i, i5 1" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 320 'add' 'add_ln49' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 321 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.72ns)   --->   "%icmp_ln49 = icmp_eq  i5 %i, i5 16" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 322 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%empty_259 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 323 'speclooptripcount' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split163, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 324 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln50_22 = zext i5 %i" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 325 'zext' 'zext_ln50_22' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_23 : Operation 326 [1/1] (0.87ns)   --->   "%add_ln50_5 = add i8 %add_ln50, i8 %zext_ln50_22" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 326 'add' 'add_ln50_5' <Predicate = (!icmp_ln49)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln50_23 = zext i8 %add_ln50_5" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 327 'zext' 'zext_ln50_23' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%patch_buffer_addr = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln50_23" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 328 'getelementptr' 'patch_buffer_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_23 : Operation 329 [2/2] (1.29ns)   --->   "%p_V = load i8 %patch_buffer_addr" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 329 'load' 'p_V' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>

State 24 <SV = 22> <Delay = 2.38>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [PartitionAcceleratorHLS/src/system.cpp:46]   --->   Operation 330 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_24 : Operation 331 [1/2] (1.29ns)   --->   "%p_V = load i8 %patch_buffer_addr" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 331 'load' 'p_V' <Predicate = (!icmp_ln49)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_24 : Operation 332 [1/1] (0.80ns)   --->   "%icmp_ln1495_6 = icmp_slt  i32 %p_V, i32 %empty_258"   --->   Operation 332 'icmp' 'icmp_ln1495_6' <Predicate = (!icmp_ln49)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 333 [1/1] (0.28ns)   --->   "%min_z_V_1 = select i1 %icmp_ln1495_6, i32 %p_V, i32 %min_z_V" [PartitionAcceleratorHLS/src/system.cpp:51]   --->   Operation 333 'select' 'min_z_V_1' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 334 [1/1] (0.28ns)   --->   "%select_ln51_2 = select i1 %icmp_ln1495_6, i32 %p_V, i32 %empty_258" [PartitionAcceleratorHLS/src/system.cpp:51]   --->   Operation 334 'select' 'select_ln51_2' <Predicate = (!icmp_ln49)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6"   --->   Operation 335 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 25 <SV = 22> <Delay = 0.73>
ST_25 : Operation 336 [1/1] (0.00ns)   --->   "%triangleAcceptance_addr = getelementptr i1 %triangleAcceptance, i64 0, i64 %zext_ln671" [PartitionAcceleratorHLS/src/system.cpp:754]   --->   Operation 336 'getelementptr' 'triangleAcceptance_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 337 [2/2] (0.73ns)   --->   "%if_cond_0_0 = load i2 %triangleAcceptance_addr" [PartitionAcceleratorHLS/src/system.cpp:754]   --->   Operation 337 'load' 'if_cond_0_0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>

State 26 <SV = 23> <Delay = 1.40>
ST_26 : Operation 338 [1/2] (0.73ns)   --->   "%if_cond_0_0 = load i2 %triangleAcceptance_addr" [PartitionAcceleratorHLS/src/system.cpp:754]   --->   Operation 338 'load' 'if_cond_0_0' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_26 : Operation 339 [1/1] (0.67ns)   --->   "%br_ln756 = br i1 %if_cond_0_0, void %.preheader5.preheader, void %.critedge" [PartitionAcceleratorHLS/src/system.cpp:756]   --->   Operation 339 'br' 'br_ln756' <Predicate = true> <Delay = 0.67>
ST_26 : Operation 340 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 340 'br' 'br_ln0' <Predicate = (!if_cond_0_0)> <Delay = 0.46>

State 27 <SV = 24> <Delay = 2.16>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%i_5 = phi i5 %add_ln49_1, void %.split161, i5 0, void %.preheader5.preheader" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 341 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 342 [1/1] (0.00ns)   --->   "%min_z_V_2 = phi i32 %min_z_V_3, void %.split161, i32 1073741824, void %.preheader5.preheader"   --->   Operation 342 'phi' 'min_z_V_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%empty_260 = phi i32 %select_ln51_3, void %.split161, i32 1073741824, void %.preheader5.preheader" [PartitionAcceleratorHLS/src/system.cpp:51]   --->   Operation 343 'phi' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.82ns)   --->   "%add_ln49_1 = add i5 %i_5, i5 1" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 344 'add' 'add_ln49_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 345 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 346 [1/1] (0.72ns)   --->   "%icmp_ln49_1 = icmp_eq  i5 %i_5, i5 16" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 346 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%empty_261 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 347 'speclooptripcount' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49_1, void %.split161, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv" [PartitionAcceleratorHLS/src/system.cpp:49]   --->   Operation 348 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln50_24 = zext i5 %i_5" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 349 'zext' 'zext_ln50_24' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_27 : Operation 350 [1/1] (0.87ns)   --->   "%add_ln50_6 = add i8 %add_ln50_4, i8 %zext_ln50_24" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 350 'add' 'add_ln50_6' <Predicate = (!icmp_ln49_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln50_25 = zext i8 %add_ln50_6" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 351 'zext' 'zext_ln50_25' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_27 : Operation 352 [1/1] (0.00ns)   --->   "%patch_buffer_addr_80 = getelementptr i32 %patch_buffer, i64 0, i64 %zext_ln50_25" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 352 'getelementptr' 'patch_buffer_addr_80' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_27 : Operation 353 [2/2] (1.29ns)   --->   "%p_V_2 = load i8 %patch_buffer_addr_80" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 353 'load' 'p_V_2' <Predicate = (!icmp_ln49_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>

State 28 <SV = 25> <Delay = 2.38>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [PartitionAcceleratorHLS/src/system.cpp:46]   --->   Operation 354 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>
ST_28 : Operation 355 [1/2] (1.29ns)   --->   "%p_V_2 = load i8 %patch_buffer_addr_80" [PartitionAcceleratorHLS/src/system.cpp:50]   --->   Operation 355 'load' 'p_V_2' <Predicate = (!icmp_ln49_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 240> <RAM>
ST_28 : Operation 356 [1/1] (0.80ns)   --->   "%icmp_ln1495_7 = icmp_slt  i32 %p_V_2, i32 %empty_260"   --->   Operation 356 'icmp' 'icmp_ln1495_7' <Predicate = (!icmp_ln49_1)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 357 [1/1] (0.28ns)   --->   "%min_z_V_3 = select i1 %icmp_ln1495_7, i32 %p_V_2, i32 %min_z_V_2" [PartitionAcceleratorHLS/src/system.cpp:51]   --->   Operation 357 'select' 'min_z_V_3' <Predicate = (!icmp_ln49_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (0.28ns)   --->   "%select_ln51_3 = select i1 %icmp_ln1495_7, i32 %p_V_2, i32 %empty_260" [PartitionAcceleratorHLS/src/system.cpp:51]   --->   Operation 358 'select' 'select_ln51_3' <Predicate = (!icmp_ln49_1)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 359 'br' 'br_ln0' <Predicate = (!icmp_ln49_1)> <Delay = 0.00>

State 29 <SV = 25> <Delay = 6.69>
ST_29 : Operation 360 [1/1] (0.80ns)   --->   "%icmp_ln935_2 = icmp_eq  i32 %min_z_V_2, i32 0"   --->   Operation 360 'icmp' 'icmp_ln935_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %min_z_V_2, i32 31"   --->   Operation 361 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 362 [1/1] (1.14ns)   --->   "%tmp_V_10 = sub i32 0, i32 %min_z_V_2"   --->   Operation 362 'sub' 'tmp_V_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 363 [1/1] (0.28ns)   --->   "%m_69 = select i1 %p_Result_124, i32 %tmp_V_10, i32 %min_z_V_2"   --->   Operation 363 'select' 'm_69' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 364 [1/1] (0.00ns)   --->   "%p_Result_125 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_69, i32 31, i32 0"   --->   Operation 364 'partselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 365 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_125, i1 1"   --->   Operation 365 'cttz' 'l_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 366 [1/1] (1.14ns)   --->   "%sub_ln944_3 = sub i32 32, i32 %l_4"   --->   Operation 366 'sub' 'sub_ln944_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 367 [1/1] (1.14ns)   --->   "%lsb_index_4 = add i32 %sub_ln944_3, i32 4294967272"   --->   Operation 367 'add' 'lsb_index_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31"   --->   Operation 368 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 369 [1/1] (0.81ns)   --->   "%icmp_ln946_3 = icmp_sgt  i31 %tmp_46, i31 0"   --->   Operation 369 'icmp' 'icmp_ln946_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln944_3"   --->   Operation 370 'trunc' 'trunc_ln947_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 371 [1/1] (0.84ns)   --->   "%sub_ln947_3 = sub i6 57, i6 %trunc_ln947_3"   --->   Operation 371 'sub' 'sub_ln947_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%zext_ln947_3 = zext i6 %sub_ln947_3"   --->   Operation 372 'zext' 'zext_ln947_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%lshr_ln947_3 = lshr i32 4294967295, i32 %zext_ln947_3"   --->   Operation 373 'lshr' 'lshr_ln947_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%shl_ln949_3 = shl i32 1, i32 %lsb_index_4"   --->   Operation 374 'shl' 'shl_ln949_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%or_ln949 = or i32 %lshr_ln947_3, i32 %shl_ln949_3"   --->   Operation 375 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_3)   --->   "%and_ln949_7 = and i32 %m_69, i32 %or_ln949"   --->   Operation 376 'and' 'and_ln949_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 377 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_3 = icmp_ne  i32 %and_ln949_7, i32 0"   --->   Operation 377 'icmp' 'icmp_ln949_3' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31"   --->   Operation 378 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%xor_ln949_3 = xor i1 %tmp_47, i1 1"   --->   Operation 379 'xor' 'xor_ln949_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 380 [1/1] (0.00ns)   --->   "%p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_69, i32 %lsb_index_4"   --->   Operation 380 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 381 [1/1] (0.80ns)   --->   "%icmp_ln958_3 = icmp_sgt  i32 %lsb_index_4, i32 0"   --->   Operation 381 'icmp' 'icmp_ln958_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%and_ln949_9 = and i1 %p_Result_126, i1 %xor_ln949_3"   --->   Operation 382 'and' 'and_ln949_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln959_11 = zext i32 %m_69"   --->   Operation 383 'zext' 'zext_ln959_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 384 [1/1] (1.14ns)   --->   "%sub_ln959_3 = sub i32 25, i32 %sub_ln944_3"   --->   Operation 384 'sub' 'sub_ln959_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%zext_ln959_5 = zext i32 %sub_ln959_3"   --->   Operation 385 'zext' 'zext_ln959_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%shl_ln959_3 = shl i64 %zext_ln959_11, i64 %zext_ln959_5"   --->   Operation 386 'shl' 'shl_ln959_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_7)   --->   "%select_ln946_3 = select i1 %icmp_ln946_3, i1 %icmp_ln949_3, i1 %p_Result_126"   --->   Operation 387 'select' 'select_ln946_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 388 [1/1] (1.14ns)   --->   "%add_ln958_3 = add i32 %sub_ln944_3, i32 4294967271"   --->   Operation 388 'add' 'add_ln958_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%zext_ln958_3 = zext i32 %add_ln958_3"   --->   Operation 389 'zext' 'zext_ln958_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%lshr_ln958_3 = lshr i64 %zext_ln959_11, i64 %zext_ln958_3"   --->   Operation 390 'lshr' 'lshr_ln958_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 391 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_7 = select i1 %icmp_ln958_3, i1 %select_ln946_3, i1 %and_ln949_9"   --->   Operation 391 'select' 'select_ln958_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%m_39 = select i1 %icmp_ln958_3, i64 %lshr_ln958_3, i64 %shl_ln959_3"   --->   Operation 392 'select' 'm_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node m_40)   --->   "%zext_ln961_3 = zext i1 %select_ln958_7"   --->   Operation 393 'zext' 'zext_ln961_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_40 = add i64 %m_39, i64 %zext_ln961_3"   --->   Operation 394 'add' 'm_40' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%m_70 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_40, i32 1, i32 63"   --->   Operation 395 'partselect' 'm_70' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_40, i32 25"   --->   Operation 396 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_4"   --->   Operation 397 'trunc' 'trunc_ln943_3' <Predicate = true> <Delay = 0.00>

State 30 <SV = 26> <Delay = 3.62>
ST_30 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln962_3 = zext i63 %m_70"   --->   Operation 398 'zext' 'zext_ln962_3' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_30 : Operation 399 [1/1] (0.40ns)   --->   "%select_ln943_3 = select i1 %p_Result_54, i8 127, i8 126"   --->   Operation 399 'select' 'select_ln943_3' <Predicate = (!icmp_ln935_2)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 12, i8 %trunc_ln943_3"   --->   Operation 400 'sub' 'sub_ln964_3' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 401 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, i8 %select_ln943_3"   --->   Operation 401 'add' 'add_ln964_3' <Predicate = (!icmp_ln935_2)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_30 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_124, i8 %add_ln964_3"   --->   Operation 402 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_30 : Operation 403 [1/1] (0.00ns)   --->   "%p_Result_127 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_3, i9 %tmp_4, i32 23, i32 31"   --->   Operation 403 'partset' 'p_Result_127' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_30 : Operation 404 [1/1] (0.00ns)   --->   "%LD_5 = trunc i64 %p_Result_127"   --->   Operation 404 'trunc' 'LD_5' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_30 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln744_2 = bitcast i32 %LD_5"   --->   Operation 405 'bitcast' 'bitcast_ln744_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_30 : Operation 406 [1/1] (0.28ns)   --->   "%select_ln935 = select i1 %icmp_ln935_2, i32 0, i32 %bitcast_ln744_2"   --->   Operation 406 'select' 'select_ln935' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast i32 %select_ln935" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 407 'bitcast' 'bitcast_ln224' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224, i32 23, i32 30" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 408 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %bitcast_ln224" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 409 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 410 [1/1] (0.70ns)   --->   "%icmp_ln224 = icmp_ne  i8 %tmp_14, i8 255" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 410 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [1/1] (0.88ns)   --->   "%icmp_ln224_1 = icmp_eq  i23 %trunc_ln224, i23 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 411 'icmp' 'icmp_ln224_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 412 [2/2] (1.91ns)   --->   "%tmp_15 = fcmp_ogt  i32 %select_ln935, i32 -50" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 412 'fcmp' 'tmp_15' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 413 [2/2] (1.67ns)   --->   "%tmp = fpext i32 %select_ln935"   --->   Operation 413 'fpext' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 27> <Delay = 6.09>
ST_31 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node ireg)   --->   "%or_ln224 = or i1 %icmp_ln224_1, i1 %icmp_ln224" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 414 'or' 'or_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 415 [1/2] (1.91ns)   --->   "%tmp_15 = fcmp_ogt  i32 %select_ln935, i32 -50" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 415 'fcmp' 'tmp_15' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node ireg)   --->   "%and_ln224 = and i1 %or_ln224, i1 %tmp_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 416 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 417 [1/2] (1.67ns)   --->   "%tmp = fpext i32 %select_ln935"   --->   Operation 417 'fpext' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node ireg)   --->   "%bitcast_ln702 = bitcast i64 %tmp"   --->   Operation 418 'bitcast' 'bitcast_ln702' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 419 [1/1] (0.43ns) (out node of the LUT)   --->   "%ireg = select i1 %and_ln224, i64 %bitcast_ln702, i64 13855605728582041600"   --->   Operation 419 'select' 'ireg' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 420 'trunc' 'trunc_ln555' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 421 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 422 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 422 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 423 'zext' 'zext_ln455' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 424 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 425 [1/1] (0.00ns)   --->   "%p_Result_129 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 425 'bitconcatenate' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_129"   --->   Operation 426 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 427 [1/1] (1.31ns)   --->   "%man_V_5 = sub i54 0, i54 %zext_ln569"   --->   Operation 427 'sub' 'man_V_5' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 428 [1/1] (0.33ns)   --->   "%man_V_6 = select i1 %p_Result_128, i54 %man_V_5, i54 %zext_ln569"   --->   Operation 428 'select' 'man_V_6' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 429 [1/1] (1.14ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 429 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 430 [1/1] (0.67ns)   --->   "%br_ln672 = br i1 %icmp_ln571, void, void %.critedge"   --->   Operation 430 'br' 'br_ln672' <Predicate = true> <Delay = 0.67>
ST_31 : Operation 431 [1/1] (0.99ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 431 'sub' 'F2' <Predicate = (!icmp_ln571)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 432 [1/1] (0.82ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 20"   --->   Operation 432 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 433 [1/1] (0.99ns)   --->   "%add_ln581 = add i12 %F2, i12 4076"   --->   Operation 433 'add' 'add_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 434 [1/1] (0.99ns)   --->   "%sub_ln581 = sub i12 20, i12 %F2"   --->   Operation 434 'sub' 'sub_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [1/1] (0.36ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 435 'select' 'sh_amt' <Predicate = (!icmp_ln571)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 436 'sext' 'sext_ln581' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_31 : Operation 437 [1/1] (0.82ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 20"   --->   Operation 437 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln571)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln672 = br i1 %icmp_ln582, void, void"   --->   Operation 438 'br' 'br_ln672' <Predicate = (!icmp_ln571)> <Delay = 0.00>
ST_31 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln672 = br i1 %icmp_ln581, void, void"   --->   Operation 439 'br' 'br_ln672' <Predicate = (!icmp_ln571 & !icmp_ln582)> <Delay = 0.00>
ST_31 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln602 = trunc i54 %man_V_6"   --->   Operation 440 'trunc' 'trunc_ln602' <Predicate = (!icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.00>
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 441 'partselect' 'tmp_51' <Predicate = (!icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.00>
ST_31 : Operation 442 [1/1] (0.71ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_51, i7 0"   --->   Operation 442 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 443 [1/1] (0.67ns)   --->   "%br_ln672 = br i1 %icmp_ln603, void %.critedge, void"   --->   Operation 443 'br' 'br_ln672' <Predicate = (!icmp_ln571 & !icmp_ln582 & !icmp_ln581)> <Delay = 0.67>
ST_31 : Operation 444 [1/1] (1.27ns)   --->   "%shl_ln604 = shl i32 %trunc_ln602, i32 %sext_ln581"   --->   Operation 444 'shl' 'shl_ln604' <Predicate = (!icmp_ln571 & !icmp_ln582 & !icmp_ln581 & icmp_ln603)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 445 [1/1] (0.67ns)   --->   "%br_ln672 = br void %.critedge"   --->   Operation 445 'br' 'br_ln672' <Predicate = (!icmp_ln571 & !icmp_ln582 & !icmp_ln581 & icmp_ln603)> <Delay = 0.67>
ST_31 : Operation 446 [1/1] (0.82ns)   --->   "%icmp_ln585 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 446 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln672 = br i1 %icmp_ln585, void, void"   --->   Operation 447 'br' 'br_ln672' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581)> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 448 'bitselect' 'tmp_52' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.34ns)   --->   "%select_ln588 = select i1 %tmp_52, i32 4294967295, i32 0"   --->   Operation 449 'select' 'select_ln588' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 450 [1/1] (0.67ns)   --->   "%br_ln0 = br void %.critedge"   --->   Operation 450 'br' 'br_ln0' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & !icmp_ln585)> <Delay = 0.67>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln586 = trunc i12 %sh_amt"   --->   Operation 451 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i6 %trunc_ln586"   --->   Operation 452 'zext' 'zext_ln586' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (1.35ns)   --->   "%ashr_ln586 = ashr i54 %man_V_6, i54 %zext_ln586"   --->   Operation 453 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 1.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln586_3 = trunc i54 %ashr_ln586"   --->   Operation 454 'trunc' 'trunc_ln586_3' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 0.00>
ST_31 : Operation 455 [1/1] (0.67ns)   --->   "%br_ln672 = br void %.critedge"   --->   Operation 455 'br' 'br_ln672' <Predicate = (!icmp_ln571 & !icmp_ln582 & icmp_ln581 & icmp_ln585)> <Delay = 0.67>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_6"   --->   Operation 456 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln571 & icmp_ln582)> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.67ns)   --->   "%br_ln672 = br void %.critedge"   --->   Operation 457 'br' 'br_ln672' <Predicate = (!icmp_ln571 & icmp_ln582)> <Delay = 0.67>

State 32 <SV = 28> <Delay = 5.76>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%rhs = phi i32 0, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv, i32 %min_z_V, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit, i32 %min_z_V, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv, i32 %min_z_V, void, i32 %min_z_V, void, i32 %min_z_V, void, i32 %min_z_V, void, i32 %min_z_V, void, i32 0, void %_ifconv194"   --->   Operation 458 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%z_top_min_V = phi i32 4242538496, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit_ifconv, i32 %original_d_V, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit, i32 0, void %_Z20get_superpoint_min_zP7ap_uintILi96EE.307.310.489.850.881.900.exit62_ifconv, i32 %trunc_ln583, void, i32 %trunc_ln586_3, void, i32 %select_ln588, void, i32 %shl_ln604, void, i32 0, void, i32 4242538496, void %_ifconv194"   --->   Operation 459 'phi' 'z_top_min_V' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 460 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 460 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 29> <Delay = 0.00>
ST_33 : Operation 461 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 461 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 30> <Delay = 5.76>
ST_34 : Operation 462 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 462 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 31> <Delay = 0.00>
ST_35 : Operation 463 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 463 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 32> <Delay = 5.76>
ST_36 : Operation 464 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 464 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 33> <Delay = 0.00>
ST_37 : Operation 465 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 465 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 34> <Delay = 5.76>
ST_38 : Operation 466 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 466 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 35> <Delay = 0.00>
ST_39 : Operation 467 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 467 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 36> <Delay = 5.76>
ST_40 : Operation 468 [2/2] (5.76ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 468 'call' 'call_ln503' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 37> <Delay = 0.00>
ST_41 : Operation 469 [1/2] (0.00ns)   --->   "%call_ln503 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i32 %rhs, i32 %z_top_min_V, i1 1, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [PartitionAcceleratorHLS/src/system.cpp:503]   --->   Operation 469 'call' 'call_ln503' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 38> <Delay = 0.46>
ST_42 : Operation 470 [2/2] (0.46ns)   --->   "%call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/system.cpp:520]   --->   Operation 470 'call' 'call_ln520' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 39> <Delay = 0.46>
ST_43 : Operation 471 [1/2] (0.00ns)   --->   "%call_ln520 = call void @patch_buffer_add_patch2, i96 %init_patch_V, i32 %patch_buffer, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [PartitionAcceleratorHLS/src/system.cpp:520]   --->   Operation 471 'call' 'call_ln520' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 472 [1/1] (0.46ns)   --->   "%br_ln37 = br void" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 472 'br' 'br_ln37' <Predicate = true> <Delay = 0.46>

State 44 <SV = 40> <Delay = 3.21>
ST_44 : Operation 473 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 0, void %.critedge, i7 %add_ln37_3, void %.split159" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 473 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 474 [1/1] (0.00ns)   --->   "%layer_1 = phi i3 0, void %.critedge, i3 %select_ln37_3, void %.split159" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 474 'phi' 'layer_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 475 [1/1] (0.00ns)   --->   "%point_1 = phi i5 0, void %.critedge, i5 %add_ln39_1, void %.split159" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 475 'phi' 'point_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 476 [1/1] (0.85ns)   --->   "%add_ln37_3 = add i7 %indvar_flatten7, i7 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 476 'add' 'add_ln37_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 477 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 478 [1/1] (0.71ns)   --->   "%icmp_ln37_1 = icmp_eq  i7 %indvar_flatten7, i7 80" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 478 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37_1, void %.split159, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 479 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 480 [1/1] (0.71ns)   --->   "%add_ln37_1 = add i3 %layer_1, i3 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 480 'add' 'add_ln37_1' <Predicate = (!icmp_ln37_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 481 [1/1] (0.72ns)   --->   "%icmp_ln39_1 = icmp_eq  i5 %point_1, i5 16" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 481 'icmp' 'icmp_ln39_1' <Predicate = (!icmp_ln37_1)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 482 [1/1] (0.34ns)   --->   "%select_ln37_2 = select i1 %icmp_ln39_1, i5 0, i5 %point_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 482 'select' 'select_ln37_2' <Predicate = (!icmp_ln37_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 483 [1/1] (0.34ns)   --->   "%select_ln37_3 = select i1 %icmp_ln39_1, i3 %add_ln37_1, i3 %layer_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:37]   --->   Operation 483 'select' 'select_ln37_3' <Predicate = (!icmp_ln37_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_86 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln37_3, i4 0" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 484 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_44 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i5 %select_ln37_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 485 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_44 : Operation 486 [1/1] (0.85ns)   --->   "%add_ln40_1 = add i7 %tmp_86, i7 %zext_ln40_2" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 486 'add' 'add_ln40_1' <Predicate = (!icmp_ln37_1)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i7 %add_ln40_1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 487 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_44 : Operation 488 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i96 %init_patch_V, i64 0, i64 %zext_ln40_3" [PartitionAcceleratorHLS/src/patch_buffer.cpp:40]   --->   Operation 488 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_44 : Operation 489 [2/2] (1.29ns)   --->   "%init_patch_V_load = load i7 %init_patch_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 489 'load' 'init_patch_V_load' <Predicate = (!icmp_ln37_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_44 : Operation 490 [1/1] (0.82ns)   --->   "%add_ln39_1 = add i5 %select_ln37_2, i5 1" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 490 'add' 'add_ln39_1' <Predicate = (!icmp_ln37_1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 41> <Delay = 3.02>
ST_45 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_write_patch_stream_layer_loop_write_patch_stream_superpoint_str"   --->   Operation 491 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_45 : Operation 492 [1/1] (0.00ns)   --->   "%empty_262 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 492 'speclooptripcount' 'empty_262' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 493 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [PartitionAcceleratorHLS/src/patch_buffer.cpp:39]   --->   Operation 494 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>
ST_45 : Operation 495 [1/2] (1.29ns)   --->   "%init_patch_V_load = load i7 %init_patch_V_addr" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 495 'load' 'init_patch_V_load' <Predicate = (!icmp_ln37_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_45 : Operation 496 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %patch_stream_V, i96 %init_patch_V_load" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 496 'write' 'write_ln174' <Predicate = (!icmp_ln37_1)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 0> <FIFO>
ST_45 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 497 'br' 'br_ln0' <Predicate = (!icmp_ln37_1)> <Delay = 0.00>

State 46 <SV = 41> <Delay = 1.33>
ST_46 : Operation 498 [1/1] (0.00ns)   --->   "%latest_patch_index_constprop_load_2 = load i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:789]   --->   Operation 498 'load' 'latest_patch_index_constprop_load_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 499 [2/2] (1.33ns)   --->   "%call_ln789 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load_2, i32 %pSlope, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load_2, i26 %z1_min, i2 %latest_patch_index_constprop_load_2, i26 %z1_max, i2 %latest_patch_index_constprop_load_2, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes" [PartitionAcceleratorHLS/src/system.cpp:789]   --->   Operation 499 'call' 'call_ln789' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 500 [1/1] (0.00ns)   --->   "%nPatchesAtComplementary = load i32 %num_patches_constprop"   --->   Operation 500 'load' 'nPatchesAtComplementary' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 501 [1/1] (0.80ns)   --->   "%cmp_i_i = icmp_sgt  i32 %nPatchesAtComplementary, i32 %nPatchesAtOriginal_V" [PartitionAcceleratorHLS/src/system.cpp:710]   --->   Operation 501 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 0.00>
ST_47 : Operation 502 [1/2] (0.00ns)   --->   "%call_ln789 = call void @getParallelograms, i32 %patch_buffer, i2 %latest_patch_index_constprop_load_2, i32 %pSlope, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jR, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomL_jL, i2 %latest_patch_index_constprop_load_2, i32 %shadow_bottomR_jL, i2 %latest_patch_index_constprop_load_2, i26 %z1_min, i2 %latest_patch_index_constprop_load_2, i26 %z1_max, i2 %latest_patch_index_constprop_load_2, i32 %get_radiiradii, i32 %get_parallelogram_slopesparallelogram_slopes" [PartitionAcceleratorHLS/src/system.cpp:789]   --->   Operation 502 'call' 'call_ln789' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 43> <Delay = 0.46>
ST_48 : Operation 503 [2/2] (0.46ns)   --->   "%call_ln797 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:797]   --->   Operation 503 'call' 'call_ln797' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 44> <Delay = 0.00>
ST_49 : Operation 504 [1/2] (0.00ns)   --->   "%call_ln797 = call void @get_acceptanceCorners, i32 %shadow_bottomL_jR, i32 %shadow_bottomR_jR, i32 %shadow_bottomL_jL, i32 %shadow_bottomR_jL, i26 %z1_min, i26 %z1_max, i26 %a_corner_0, i32 %a_corner_1, i26 %b_corner_0, i32 %b_corner_1, i26 %c_corner_0, i32 %c_corner_1, i26 %d_corner_0, i32 %d_corner_1, i1 %squareAcceptance, i1 %flatTop, i1 %flatBottom, i1 %triangleAcceptance, i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:797]   --->   Operation 504 'call' 'call_ln797' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 45> <Delay = 0.73>
ST_50 : Operation 505 [1/1] (0.00ns)   --->   "%latest_patch_index_constprop_load_3 = load i2 %latest_patch_index_constprop" [PartitionAcceleratorHLS/src/system.cpp:875]   --->   Operation 505 'load' 'latest_patch_index_constprop_load_3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln875 = zext i2 %latest_patch_index_constprop_load_3" [PartitionAcceleratorHLS/src/system.cpp:875]   --->   Operation 506 'zext' 'zext_ln875' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 507 [1/1] (0.00ns)   --->   "%a_corner_1_addr_1 = getelementptr i32 %a_corner_1, i64 0, i64 %zext_ln875" [PartitionAcceleratorHLS/src/system.cpp:875]   --->   Operation 507 'getelementptr' 'a_corner_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 508 [2/2] (0.73ns)   --->   "%complementary_a_V = load i2 %a_corner_1_addr_1" [PartitionAcceleratorHLS/src/system.cpp:875]   --->   Operation 508 'load' 'complementary_a_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_50 : Operation 509 [1/1] (0.00ns)   --->   "%b_corner_1_addr = getelementptr i32 %b_corner_1, i64 0, i64 %zext_ln875" [PartitionAcceleratorHLS/src/system.cpp:876]   --->   Operation 509 'getelementptr' 'b_corner_1_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 510 [2/2] (0.73ns)   --->   "%complementary_b_V = load i2 %b_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:876]   --->   Operation 510 'load' 'complementary_b_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_50 : Operation 511 [1/1] (0.00ns)   --->   "%num_points_addr = getelementptr i32 %num_points, i64 0, i64 4" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 511 'getelementptr' 'num_points_addr' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 512 [2/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 512 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 51 <SV = 46> <Delay = 3.01>
ST_51 : Operation 513 [1/2] (0.73ns)   --->   "%complementary_a_V = load i2 %a_corner_1_addr_1" [PartitionAcceleratorHLS/src/system.cpp:875]   --->   Operation 513 'load' 'complementary_a_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_51 : Operation 514 [1/2] (0.73ns)   --->   "%complementary_b_V = load i2 %b_corner_1_addr" [PartitionAcceleratorHLS/src/system.cpp:876]   --->   Operation 514 'load' 'complementary_b_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3> <RAM>
ST_51 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i32 %complementary_a_V"   --->   Operation 515 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 516 [1/1] (1.14ns)   --->   "%ret_V = sub i33 %sext_ln703_7, i33 %sext_ln703_3"   --->   Operation 516 'sub' 'ret_V' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i32 %original_d_V"   --->   Operation 517 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i32 %complementary_b_V"   --->   Operation 518 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 519 [1/1] (1.14ns)   --->   "%ret_V_10 = sub i33 %sext_ln703_4, i33 %sext_ln703_5"   --->   Operation 519 'sub' 'ret_V_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 520 [1/1] (0.85ns)   --->   "%icmp_ln1495_8 = icmp_slt  i33 %ret_V, i33 %ret_V_10"   --->   Operation 520 'icmp' 'icmp_ln1495_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 521 [1/1] (0.28ns)   --->   "%select_ln703 = select i1 %icmp_ln1495_8, i33 %ret_V_10, i33 %ret_V"   --->   Operation 521 'select' 'select_ln703' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 522 [1/1] (0.00ns)   --->   "%white_space_height_V = trunc i33 %select_ln703"   --->   Operation 522 'trunc' 'white_space_height_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 523 [1/1] (0.00ns)   --->   "%current_z_i_index_V_addr_4 = getelementptr i32 %current_z_i_index_V, i64 0, i64 0"   --->   Operation 523 'getelementptr' 'current_z_i_index_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 524 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr_6 = getelementptr i32 %new_z_i_index_V, i64 0, i64 0"   --->   Operation 524 'getelementptr' 'new_z_i_index_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %select_ln703, i32 31"   --->   Operation 525 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 526 [1/1] (0.00ns)   --->   "%new_z_i_V_addr_2 = getelementptr i32 %new_z_i_V, i64 0, i64 0"   --->   Operation 526 'getelementptr' 'new_z_i_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 527 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_addr_3 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 0"   --->   Operation 527 'getelementptr' 'new_z_i_atTop_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 528 [1/1] (0.00ns)   --->   "%p_v_cast = sext i32 %white_space_height_V"   --->   Operation 528 'sext' 'p_v_cast' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 529 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_addr_4 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 3"   --->   Operation 529 'getelementptr' 'new_z_i_atTop_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 530 [1/2] (0.73ns)   --->   "%num_points_load = load i3 %num_points_addr" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 530 'load' 'num_points_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_51 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln984 = trunc i32 %num_points_load" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 531 'trunc' 'trunc_ln984' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 532 [1/1] (1.14ns)   --->   "%x = add i32 %num_points_load, i32 4294967295" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 532 'add' 'x' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i32 %rhs"   --->   Operation 533 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 534 [1/1] (0.00ns)   --->   "%lhs_12 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i32.i20, i32 %rhs, i20 0"   --->   Operation 534 'bitconcatenate' 'lhs_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 535 [1/1] (0.99ns)   --->   "%add_ln985 = add i12 %trunc_ln984, i12 4095" [PartitionAcceleratorHLS/src/system.cpp:985]   --->   Operation 535 'add' 'add_ln985' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 536 [1/1] (0.46ns)   --->   "%br_ln899 = br void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231" [PartitionAcceleratorHLS/src/system.cpp:899]   --->   Operation 536 'br' 'br_ln899' <Predicate = true> <Delay = 0.46>

State 52 <SV = 47> <Delay = 1.88>
ST_52 : Operation 537 [1/1] (0.00ns)   --->   "%z_top_min_V_11 = phi i32 %z_top_min_V, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84, i32 %z_top_min_V_10, void"   --->   Operation 537 'phi' 'z_top_min_V_11' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 538 [2/2] (1.88ns)   --->   "%current_z_top_index_V = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 4, i32 %z_top_min_V_11" [PartitionAcceleratorHLS/src/system.cpp:913]   --->   Operation 538 'call' 'current_z_top_index_V' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 539 [1/1] (0.73ns)   --->   "%store_ln731 = store i32 2146435072, i3 %current_z_i_index_V_addr_4"   --->   Operation 539 'store' 'store_ln731' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_52 : Operation 540 [1/1] (0.73ns)   --->   "%store_ln731 = store i32 2146435072, i3 %new_z_i_index_V_addr_6"   --->   Operation 540 'store' 'store_ln731' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 53 <SV = 48> <Delay = 1.14>
ST_53 : Operation 541 [1/1] (0.00ns)   --->   "%previous_z_top_min_V = phi i32 2147483648, void %_Z23makePatch_alignedToLineR8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_bPA512_7ap_uintILi96EEPjPA5_A16_S5_RjSC_PA5_S2_SE_SE_SE_SE_SE_SE_PA2_S2_SG_SG_SG_PbSH_SH_SH_RN3hls6streamIS5_Li0EEE.exit84, i32 %z_top_min_V_11, void"   --->   Operation 541 'phi' 'previous_z_top_min_V' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 542 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [PartitionAcceleratorHLS/src/types.cpp:28]   --->   Operation 542 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 543 [1/2] (0.00ns)   --->   "%current_z_top_index_V = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 4, i32 %z_top_min_V_11" [PartitionAcceleratorHLS/src/system.cpp:913]   --->   Operation 543 'call' 'current_z_top_index_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i32 %z_top_min_V_11"   --->   Operation 544 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 545 [1/1] (1.14ns)   --->   "%ret_V_24 = sub i33 %sext_ln703_12, i33 %sext_ln703_11"   --->   Operation 545 'sub' 'ret_V_24' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i33 %ret_V_24"   --->   Operation 546 'sext' 'sext_ln1115_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 547 [1/1] (0.46ns)   --->   "%br_ln931 = br void" [PartitionAcceleratorHLS/src/system.cpp:931]   --->   Operation 547 'br' 'br_ln931' <Predicate = true> <Delay = 0.46>

State 54 <SV = 49> <Delay = 1.27>
ST_54 : Operation 548 [1/1] (0.00ns)   --->   "%i_6 = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231, i3 %add_ln933, void %.split" [PartitionAcceleratorHLS/src/system.cpp:933]   --->   Operation 548 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 549 [1/1] (0.71ns)   --->   "%add_ln933 = add i3 %i_6, i3 1" [PartitionAcceleratorHLS/src/system.cpp:933]   --->   Operation 549 'add' 'add_ln933' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln931 = zext i3 %i_6" [PartitionAcceleratorHLS/src/system.cpp:931]   --->   Operation 550 'zext' 'zext_ln931' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 551 [1/1] (0.56ns)   --->   "%icmp_ln931 = icmp_eq  i3 %i_6, i3 5" [PartitionAcceleratorHLS/src/system.cpp:931]   --->   Operation 551 'icmp' 'icmp_ln931' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 552 [1/1] (0.00ns)   --->   "%empty_263 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 552 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 553 [1/1] (0.00ns)   --->   "%br_ln931 = br i1 %icmp_ln931, void %.split, void" [PartitionAcceleratorHLS/src/system.cpp:931]   --->   Operation 553 'br' 'br_ln931' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 554 [1/1] (0.56ns)   --->   "%icmp_ln870 = icmp_eq  i3 %add_ln933, i3 0"   --->   Operation 554 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln931)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 555 [1/1] (0.00ns)   --->   "%get_radiiradii_addr = getelementptr i32 %get_radiiradii, i64 0, i64 %zext_ln931" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 555 'getelementptr' 'get_radiiradii_addr' <Predicate = (!icmp_ln931)> <Delay = 0.00>
ST_54 : Operation 556 [2/2] (0.73ns)   --->   "%tmp_54 = load i3 %get_radiiradii_addr" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 556 'load' 'tmp_54' <Predicate = (!icmp_ln931)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_54 : Operation 557 [1/1] (0.80ns)   --->   "%icmp_ln1498 = icmp_eq  i32 %z_top_min_V_11, i32 %previous_z_top_min_V"   --->   Operation 557 'icmp' 'icmp_ln1498' <Predicate = (icmp_ln931)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 558 [1/1] (0.46ns)   --->   "%br_ln950 = br i1 %icmp_ln1498, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.preheader" [PartitionAcceleratorHLS/src/system.cpp:950]   --->   Operation 558 'br' 'br_ln950' <Predicate = (icmp_ln931)> <Delay = 0.46>
ST_54 : Operation 559 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137"   --->   Operation 559 'br' 'br_ln0' <Predicate = (icmp_ln931 & icmp_ln1498)> <Delay = 0.46>

State 55 <SV = 50> <Delay = 6.40>
ST_55 : Operation 560 [1/2] (0.73ns)   --->   "%tmp_54 = load i3 %get_radiiradii_addr" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 560 'load' 'tmp_54' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_55 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%trunc_ln731 = trunc i32 %tmp_54"   --->   Operation 561 'trunc' 'trunc_ln731' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_55 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%radius_k_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731, i20 0"   --->   Operation 562 'bitconcatenate' 'radius_k_V' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_55 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%radius_k_V_2 = select i1 %icmp_ln870, i25 0, i25 %radius_k_V"   --->   Operation 563 'select' 'radius_k_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node ret_V_11)   --->   "%zext_ln1193 = zext i25 %radius_k_V_2"   --->   Operation 564 'zext' 'zext_ln1193' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 565 [1/1] (1.13ns) (out node of the LUT)   --->   "%ret_V_11 = add i26 %zext_ln1193, i26 61865984"   --->   Operation 565 'add' 'ret_V_11' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_87 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i26.i20, i26 %ret_V_11, i20 0"   --->   Operation 566 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1148_1 = sext i46 %tmp_87"   --->   Operation 567 'sext' 'sext_ln1148_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 568 [1/1] (4.54ns)   --->   "%mul_ln1148 = mul i100 %sext_ln1148_1, i100 14411518807585588"   --->   Operation 568 'mul' 'mul_ln1148' <Predicate = true> <Delay = 4.54> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %ret_V_11, i32 25"   --->   Operation 569 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i22 @_ssdm_op_PartSelect.i22.i100.i32.i32, i100 %mul_ln1148, i32 78, i32 99"   --->   Operation 570 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>

State 56 <SV = 51> <Delay = 7.19>
ST_56 : Operation 571 [1/1] (1.50ns)   --->   "%sub_ln1148 = sub i100 0, i100 %mul_ln1148"   --->   Operation 571 'sub' 'sub_ln1148' <Predicate = (tmp_55)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i22 @_ssdm_op_PartSelect.i22.i100.i32.i32, i100 %sub_ln1148, i32 78, i32 99"   --->   Operation 572 'partselect' 'tmp_56' <Predicate = (tmp_55)> <Delay = 0.00>
ST_56 : Operation 573 [1/1] (0.37ns)   --->   "%select_ln1148 = select i1 %tmp_55, i22 %tmp_56, i22 %tmp_57"   --->   Operation 573 'select' 'select_ln1148' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1148_2 = sext i22 %select_ln1148"   --->   Operation 574 'sext' 'sext_ln1148_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 575 [1/1] (1.12ns)   --->   "%sub_ln1148_2 = sub i29 0, i29 %sext_ln1148_2"   --->   Operation 575 'sub' 'sub_ln1148_2' <Predicate = (tmp_55)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 576 [1/1] (0.31ns)   --->   "%select_ln1148_2 = select i1 %tmp_55, i29 %sub_ln1148_2, i29 %sext_ln1148_2"   --->   Operation 576 'select' 'select_ln1148_2' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i29 %select_ln1148_2"   --->   Operation 577 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 578 [1/1] (3.86ns)   --->   "%r_V_5 = mul i52 %sext_ln1115_1, i52 %sext_ln1118"   --->   Operation 578 'mul' 'r_V_5' <Predicate = true> <Delay = 3.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 3.20>
ST_57 : Operation 579 [1/1] (1.31ns)   --->   "%ret_V_13 = add i52 %r_V_5, i52 %lhs_12"   --->   Operation 579 'add' 'ret_V_13' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 580 [1/1] (0.00ns)   --->   "%z_value_tmp_V = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_13, i32 20, i32 51"   --->   Operation 580 'partselect' 'z_value_tmp_V' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 581 [2/2] (1.88ns)   --->   "%tmp_V_12 = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 %i_6, i32 %z_value_tmp_V" [PartitionAcceleratorHLS/src/system.cpp:935]   --->   Operation 581 'call' 'tmp_V_12' <Predicate = true> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 53> <Delay = 0.73>
ST_58 : Operation 582 [1/1] (0.00ns)   --->   "%specloopname_ln932 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [PartitionAcceleratorHLS/src/system.cpp:932]   --->   Operation 582 'specloopname' 'specloopname_ln932' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 583 [1/2] (0.00ns)   --->   "%tmp_V_12 = call i32 @get_index_from_z, i128 %points, i32 %num_points, i3 %i_6, i32 %z_value_tmp_V" [PartitionAcceleratorHLS/src/system.cpp:935]   --->   Operation 583 'call' 'tmp_V_12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln731 = shl i32 %tmp_V_12, i32 20"   --->   Operation 584 'shl' 'shl_ln731' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 585 [1/1] (0.00ns)   --->   "%current_z_i_index_V_addr = getelementptr i32 %current_z_i_index_V, i64 0, i64 %zext_ln931" [PartitionAcceleratorHLS/src/system.cpp:935]   --->   Operation 585 'getelementptr' 'current_z_i_index_V_addr' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 586 [1/1] (0.73ns)   --->   "%store_ln935 = store i32 %shl_ln731, i3 %current_z_i_index_V_addr" [PartitionAcceleratorHLS/src/system.cpp:935]   --->   Operation 586 'store' 'store_ln935' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_58 : Operation 587 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 587 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 59 <SV = 50> <Delay = 0.73>
ST_59 : Operation 588 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln952, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split, i3 0, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.preheader" [PartitionAcceleratorHLS/src/system.cpp:952]   --->   Operation 588 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 589 [1/1] (0.71ns)   --->   "%add_ln952 = add i3 %i_7, i3 1" [PartitionAcceleratorHLS/src/system.cpp:952]   --->   Operation 589 'add' 'add_ln952' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 590 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 590 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 591 [1/1] (0.56ns)   --->   "%icmp_ln952 = icmp_eq  i3 %i_7, i3 5" [PartitionAcceleratorHLS/src/system.cpp:952]   --->   Operation 591 'icmp' 'icmp_ln952' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 592 [1/1] (0.00ns)   --->   "%empty_264 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 592 'speclooptripcount' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln952 = br i1 %icmp_ln952, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137.split, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111.loopexit" [PartitionAcceleratorHLS/src/system.cpp:952]   --->   Operation 593 'br' 'br_ln952' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 594 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7" [PartitionAcceleratorHLS/src/system.cpp:952]   --->   Operation 594 'zext' 'i_7_cast' <Predicate = (!icmp_ln952)> <Delay = 0.00>
ST_59 : Operation 595 [1/1] (0.00ns)   --->   "%current_z_i_index_V_addr_1 = getelementptr i32 %current_z_i_index_V, i64 0, i64 %i_7_cast"   --->   Operation 595 'getelementptr' 'current_z_i_index_V_addr_1' <Predicate = (!icmp_ln952)> <Delay = 0.00>
ST_59 : Operation 596 [2/2] (0.73ns)   --->   "%current_z_i_index_V_load = load i3 %current_z_i_index_V_addr_1"   --->   Operation 596 'load' 'current_z_i_index_V_load' <Predicate = (!icmp_ln952)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 60 <SV = 51> <Delay = 2.60>
ST_60 : Operation 597 [1/1] (0.00ns)   --->   "%specloopname_ln952 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [PartitionAcceleratorHLS/src/system.cpp:952]   --->   Operation 597 'specloopname' 'specloopname_ln952' <Predicate = (!icmp_ln952)> <Delay = 0.00>
ST_60 : Operation 598 [1/2] (0.73ns)   --->   "%current_z_i_index_V_load = load i3 %current_z_i_index_V_addr_1"   --->   Operation 598 'load' 'current_z_i_index_V_load' <Predicate = (!icmp_ln952)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_60 : Operation 599 [1/1] (1.14ns)   --->   "%add_ln703 = add i32 %current_z_i_index_V_load, i32 1048576"   --->   Operation 599 'add' 'add_ln703' <Predicate = (!icmp_ln952)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 600 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_7_cast" [PartitionAcceleratorHLS/src/system.cpp:953]   --->   Operation 600 'getelementptr' 'new_z_i_index_V_addr' <Predicate = (!icmp_ln952)> <Delay = 0.00>
ST_60 : Operation 601 [1/1] (0.73ns)   --->   "%store_ln953 = store i32 %add_ln703, i3 %new_z_i_index_V_addr" [PartitionAcceleratorHLS/src/system.cpp:953]   --->   Operation 601 'store' 'store_ln953' <Predicate = (!icmp_ln952)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_60 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1137"   --->   Operation 602 'br' 'br_ln0' <Predicate = (!icmp_ln952)> <Delay = 0.00>

State 61 <SV = 51> <Delay = 1.60>
ST_61 : Operation 603 [1/1] (1.14ns)   --->   "%current_z_top_index_V_1 = add i32 %current_z_top_index_V, i32 1"   --->   Operation 603 'add' 'current_z_top_index_V_1' <Predicate = (icmp_ln1498)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 604 [1/1] (0.46ns)   --->   "%br_ln959 = br void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111" [PartitionAcceleratorHLS/src/system.cpp:959]   --->   Operation 604 'br' 'br_ln959' <Predicate = (icmp_ln1498)> <Delay = 0.46>
ST_61 : Operation 605 [1/1] (0.00ns)   --->   "%current_z_top_index_V_2 = phi i32 %current_z_top_index_V_1, void %_ZltILi32ELi12ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit1111.loopexit, i32 %current_z_top_index_V, void"   --->   Operation 605 'phi' 'current_z_top_index_V_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln959 = br i1 %tmp_53, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.preheader" [PartitionAcceleratorHLS/src/system.cpp:959]   --->   Operation 606 'br' 'br_ln959' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 607 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 607 'br' 'br_ln0' <Predicate = (!tmp_53)> <Delay = 0.46>
ST_61 : Operation 608 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062"   --->   Operation 608 'br' 'br_ln0' <Predicate = (tmp_53)> <Delay = 0.46>

State 62 <SV = 52> <Delay = 0.73>
ST_62 : Operation 609 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln974, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i3 0, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader" [PartitionAcceleratorHLS/src/system.cpp:974]   --->   Operation 609 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 610 [1/1] (0.71ns)   --->   "%add_ln974 = add i3 %i_9, i3 1" [PartitionAcceleratorHLS/src/system.cpp:974]   --->   Operation 610 'add' 'add_ln974' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 611 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 611 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 612 [1/1] (0.56ns)   --->   "%icmp_ln974 = icmp_eq  i3 %i_9, i3 5" [PartitionAcceleratorHLS/src/system.cpp:974]   --->   Operation 612 'icmp' 'icmp_ln974' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 613 [1/1] (0.00ns)   --->   "%empty_266 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 613 'speclooptripcount' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln974 = br i1 %icmp_ln974, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.loopexit.loopexit130" [PartitionAcceleratorHLS/src/system.cpp:974]   --->   Operation 614 'br' 'br_ln974' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 615 [1/1] (0.00ns)   --->   "%i_9_cast = zext i3 %i_9" [PartitionAcceleratorHLS/src/system.cpp:974]   --->   Operation 615 'zext' 'i_9_cast' <Predicate = (!icmp_ln974)> <Delay = 0.00>
ST_62 : Operation 616 [1/1] (0.00ns)   --->   "%current_z_i_index_V_addr_3 = getelementptr i32 %current_z_i_index_V, i64 0, i64 %i_9_cast"   --->   Operation 616 'getelementptr' 'current_z_i_index_V_addr_3' <Predicate = (!icmp_ln974)> <Delay = 0.00>
ST_62 : Operation 617 [2/2] (0.73ns)   --->   "%current_z_i_index_V_load_2 = load i3 %current_z_i_index_V_addr_3"   --->   Operation 617 'load' 'current_z_i_index_V_load_2' <Predicate = (!icmp_ln974)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 63 <SV = 53> <Delay = 2.60>
ST_63 : Operation 618 [1/1] (0.00ns)   --->   "%specloopname_ln974 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [PartitionAcceleratorHLS/src/system.cpp:974]   --->   Operation 618 'specloopname' 'specloopname_ln974' <Predicate = (!icmp_ln974)> <Delay = 0.00>
ST_63 : Operation 619 [1/2] (0.73ns)   --->   "%current_z_i_index_V_load_2 = load i3 %current_z_i_index_V_addr_3"   --->   Operation 619 'load' 'current_z_i_index_V_load_2' <Predicate = (!icmp_ln974)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_63 : Operation 620 [1/1] (1.14ns)   --->   "%add_ln703_2 = add i32 %current_z_i_index_V_load_2, i32 1048576"   --->   Operation 620 'add' 'add_ln703_2' <Predicate = (!icmp_ln974)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 621 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr_2 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_9_cast" [PartitionAcceleratorHLS/src/system.cpp:975]   --->   Operation 621 'getelementptr' 'new_z_i_index_V_addr_2' <Predicate = (!icmp_ln974)> <Delay = 0.00>
ST_63 : Operation 622 [1/1] (0.73ns)   --->   "%store_ln975 = store i32 %add_ln703_2, i3 %new_z_i_index_V_addr_2" [PartitionAcceleratorHLS/src/system.cpp:975]   --->   Operation 622 'store' 'store_ln975' <Predicate = (!icmp_ln974)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_63 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 623 'br' 'br_ln0' <Predicate = (!icmp_ln974)> <Delay = 0.00>

State 64 <SV = 53> <Delay = 1.60>
ST_64 : Operation 624 [1/1] (1.14ns)   --->   "%current_z_top_index_V_4 = add i32 %current_z_top_index_V_2, i32 1"   --->   Operation 624 'add' 'current_z_top_index_V_4' <Predicate = (!tmp_53)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 625 [1/1] (0.46ns)   --->   "%br_ln984 = br void %.loopexit" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 625 'br' 'br_ln984' <Predicate = (!tmp_53)> <Delay = 0.46>
ST_64 : Operation 626 [1/1] (1.14ns)   --->   "%current_z_top_index_V_3 = add i32 %current_z_top_index_V_2, i32 4294967295"   --->   Operation 626 'add' 'current_z_top_index_V_3' <Predicate = (tmp_53)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 627 [1/1] (0.46ns)   --->   "%br_ln984 = br void %.loopexit" [PartitionAcceleratorHLS/src/system.cpp:984]   --->   Operation 627 'br' 'br_ln984' <Predicate = (tmp_53)> <Delay = 0.46>
ST_64 : Operation 628 [1/1] (0.00ns)   --->   "%current_z_top_index_V_5 = phi i32 %current_z_top_index_V_3, void %.loopexit.loopexit, i32 %current_z_top_index_V_4, void %.loopexit.loopexit130"   --->   Operation 628 'phi' 'current_z_top_index_V_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 629 [1/1] (0.46ns)   --->   "%br_ln987 = br void" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 629 'br' 'br_ln987' <Predicate = true> <Delay = 0.46>

State 65 <SV = 52> <Delay = 0.73>
ST_65 : Operation 630 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln967, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split, i3 0, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.preheader" [PartitionAcceleratorHLS/src/system.cpp:967]   --->   Operation 630 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 631 [1/1] (0.71ns)   --->   "%add_ln967 = add i3 %i_8, i3 1" [PartitionAcceleratorHLS/src/system.cpp:967]   --->   Operation 631 'add' 'add_ln967' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 632 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 632 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 633 [1/1] (0.56ns)   --->   "%icmp_ln967 = icmp_eq  i3 %i_8, i3 5" [PartitionAcceleratorHLS/src/system.cpp:967]   --->   Operation 633 'icmp' 'icmp_ln967' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 634 [1/1] (0.00ns)   --->   "%empty_265 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 634 'speclooptripcount' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln967 = br i1 %icmp_ln967, void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062.split, void %.loopexit.loopexit" [PartitionAcceleratorHLS/src/system.cpp:967]   --->   Operation 635 'br' 'br_ln967' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 636 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8" [PartitionAcceleratorHLS/src/system.cpp:967]   --->   Operation 636 'zext' 'i_8_cast' <Predicate = (!icmp_ln967)> <Delay = 0.00>
ST_65 : Operation 637 [1/1] (0.00ns)   --->   "%current_z_i_index_V_addr_2 = getelementptr i32 %current_z_i_index_V, i64 0, i64 %i_8_cast"   --->   Operation 637 'getelementptr' 'current_z_i_index_V_addr_2' <Predicate = (!icmp_ln967)> <Delay = 0.00>
ST_65 : Operation 638 [2/2] (0.73ns)   --->   "%current_z_i_index_V_load_1 = load i3 %current_z_i_index_V_addr_2"   --->   Operation 638 'load' 'current_z_i_index_V_load_1' <Predicate = (!icmp_ln967)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 66 <SV = 53> <Delay = 2.60>
ST_66 : Operation 639 [1/1] (0.00ns)   --->   "%specloopname_ln967 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [PartitionAcceleratorHLS/src/system.cpp:967]   --->   Operation 639 'specloopname' 'specloopname_ln967' <Predicate = (!icmp_ln967)> <Delay = 0.00>
ST_66 : Operation 640 [1/2] (0.73ns)   --->   "%current_z_i_index_V_load_1 = load i3 %current_z_i_index_V_addr_2"   --->   Operation 640 'load' 'current_z_i_index_V_load_1' <Predicate = (!icmp_ln967)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_66 : Operation 641 [1/1] (1.14ns)   --->   "%add_ln703_1 = add i32 %current_z_i_index_V_load_1, i32 4293918720"   --->   Operation 641 'add' 'add_ln703_1' <Predicate = (!icmp_ln967)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 642 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr_1 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_8_cast" [PartitionAcceleratorHLS/src/system.cpp:968]   --->   Operation 642 'getelementptr' 'new_z_i_index_V_addr_1' <Predicate = (!icmp_ln967)> <Delay = 0.00>
ST_66 : Operation 643 [1/1] (0.73ns)   --->   "%store_ln968 = store i32 %add_ln703_1, i3 %new_z_i_index_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:968]   --->   Operation 643 'store' 'store_ln968' <Predicate = (!icmp_ln967)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_66 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi53ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i1062"   --->   Operation 644 'br' 'br_ln0' <Predicate = (!icmp_ln967)> <Delay = 0.00>

State 67 <SV = 54> <Delay = 0.73>
ST_67 : Operation 645 [1/1] (0.00ns)   --->   "%i_10 = phi i3 0, void %.loopexit, i3 %add_ln987, void %.split147_ifconv" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 645 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 646 [1/1] (0.71ns)   --->   "%add_ln987 = add i3 %i_10, i3 1" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 646 'add' 'add_ln987' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 647 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 647 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 648 [1/1] (0.56ns)   --->   "%icmp_ln987 = icmp_eq  i3 %i_10, i3 5" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 648 'icmp' 'icmp_ln987' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 649 [1/1] (0.00ns)   --->   "%empty_267 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 649 'speclooptripcount' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln987 = br i1 %icmp_ln987, void %.split147_ifconv, void %.preheader.preheader" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 650 'br' 'br_ln987' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 651 [1/1] (0.00ns)   --->   "%i_10_cast = zext i3 %i_10" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 651 'zext' 'i_10_cast' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_67 : Operation 652 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr_3 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_10_cast"   --->   Operation 652 'getelementptr' 'new_z_i_index_V_addr_3' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_67 : Operation 653 [2/2] (0.73ns)   --->   "%p_Val2_s = load i3 %new_z_i_index_V_addr_3"   --->   Operation 653 'load' 'p_Val2_s' <Predicate = (!icmp_ln987)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_67 : Operation 654 [1/1] (0.00ns)   --->   "%num_points_addr_1 = getelementptr i32 %num_points, i64 0, i64 %i_10_cast" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 654 'getelementptr' 'num_points_addr_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_67 : Operation 655 [2/2] (0.73ns)   --->   "%num_points_load_1 = load i3 %num_points_addr_1" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 655 'load' 'num_points_load_1' <Predicate = (!icmp_ln987)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 68 <SV = 55> <Delay = 7.14>
ST_68 : Operation 656 [1/2] (0.73ns)   --->   "%p_Val2_s = load i3 %new_z_i_index_V_addr_3"   --->   Operation 656 'load' 'p_Val2_s' <Predicate = (!icmp_ln987)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_68 : Operation 657 [1/1] (0.80ns)   --->   "%icmp_ln935_3 = icmp_eq  i32 %p_Val2_s, i32 0"   --->   Operation 657 'icmp' 'icmp_ln935_3' <Predicate = (!icmp_ln987)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 658 [1/1] (0.00ns)   --->   "%p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 658 'bitselect' 'p_Result_130' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 659 [1/1] (1.14ns)   --->   "%tmp_V_13 = sub i32 0, i32 %p_Val2_s"   --->   Operation 659 'sub' 'tmp_V_13' <Predicate = (!icmp_ln987)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 660 [1/1] (0.28ns)   --->   "%m_71 = select i1 %p_Result_130, i32 %tmp_V_13, i32 %p_Val2_s"   --->   Operation 660 'select' 'm_71' <Predicate = (!icmp_ln987)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 661 [1/1] (0.00ns)   --->   "%p_Result_131 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_71, i32 31, i32 0"   --->   Operation 661 'partselect' 'p_Result_131' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 662 [1/1] (0.00ns)   --->   "%l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_131, i1 1"   --->   Operation 662 'cttz' 'l_5' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 663 [1/1] (1.14ns)   --->   "%sub_ln944_4 = sub i32 32, i32 %l_5"   --->   Operation 663 'sub' 'sub_ln944_4' <Predicate = (!icmp_ln987)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 664 [1/1] (1.14ns)   --->   "%lsb_index_5 = add i32 %sub_ln944_4, i32 4294967272"   --->   Operation 664 'add' 'lsb_index_5' <Predicate = (!icmp_ln987)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_5, i32 1, i32 31"   --->   Operation 665 'partselect' 'tmp_59' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 666 [1/1] (0.81ns)   --->   "%icmp_ln946_4 = icmp_sgt  i31 %tmp_59, i31 0"   --->   Operation 666 'icmp' 'icmp_ln946_4' <Predicate = (!icmp_ln987)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_4"   --->   Operation 667 'trunc' 'trunc_ln947_4' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 668 [1/1] (0.84ns)   --->   "%sub_ln947_4 = sub i6 57, i6 %trunc_ln947_4"   --->   Operation 668 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln987)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%zext_ln947_4 = zext i6 %sub_ln947_4"   --->   Operation 669 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%lshr_ln947_4 = lshr i32 4294967295, i32 %zext_ln947_4"   --->   Operation 670 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%shl_ln949_4 = shl i32 1, i32 %lsb_index_5"   --->   Operation 671 'shl' 'shl_ln949_4' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%or_ln949_13 = or i32 %lshr_ln947_4, i32 %shl_ln949_4"   --->   Operation 672 'or' 'or_ln949_13' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_4)   --->   "%and_ln949_11 = and i32 %m_71, i32 %or_ln949_13"   --->   Operation 673 'and' 'and_ln949_11' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 674 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_4 = icmp_ne  i32 %and_ln949_11, i32 0"   --->   Operation 674 'icmp' 'icmp_ln949_4' <Predicate = (!icmp_ln987)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_5, i32 31"   --->   Operation 675 'bitselect' 'tmp_60' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%xor_ln949_4 = xor i1 %tmp_60, i1 1"   --->   Operation 676 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 677 [1/1] (0.00ns)   --->   "%p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_71, i32 %lsb_index_5"   --->   Operation 677 'bitselect' 'p_Result_132' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 678 [1/1] (0.80ns)   --->   "%icmp_ln958_4 = icmp_sgt  i32 %lsb_index_5, i32 0"   --->   Operation 678 'icmp' 'icmp_ln958_4' <Predicate = (!icmp_ln987)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%and_ln949_13 = and i1 %p_Result_132, i1 %xor_ln949_4"   --->   Operation 679 'and' 'and_ln949_13' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_9)   --->   "%select_ln946_4 = select i1 %icmp_ln946_4, i1 %icmp_ln949_4, i1 %p_Result_132"   --->   Operation 680 'select' 'select_ln946_4' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 681 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_9 = select i1 %icmp_ln958_4, i1 %select_ln946_4, i1 %and_ln949_13"   --->   Operation 681 'select' 'select_ln958_9' <Predicate = (!icmp_ln987)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_5"   --->   Operation 682 'trunc' 'trunc_ln943_4' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_68 : Operation 683 [1/2] (0.73ns)   --->   "%num_points_load_1 = load i3 %num_points_addr_1" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 683 'load' 'num_points_load_1' <Predicate = (!icmp_ln987)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_68 : Operation 684 [1/1] (1.14ns)   --->   "%add_ln989 = add i32 %num_points_load_1, i32 4294967295" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 684 'add' 'add_ln989' <Predicate = (!icmp_ln987)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 685 [2/2] (5.27ns)   --->   "%conv = uitofp i32 %add_ln989" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 685 'uitofp' 'conv' <Predicate = (!icmp_ln987)> <Delay = 5.27> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 56> <Delay = 7.18>
ST_69 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln959_12 = zext i32 %m_71"   --->   Operation 686 'zext' 'zext_ln959_12' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 687 [1/1] (1.14ns)   --->   "%sub_ln959_4 = sub i32 25, i32 %sub_ln944_4"   --->   Operation 687 'sub' 'sub_ln959_4' <Predicate = (!icmp_ln987 & !icmp_ln958_4 & !icmp_ln935_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln959_6 = zext i32 %sub_ln959_4"   --->   Operation 688 'zext' 'zext_ln959_6' <Predicate = (!icmp_ln987 & !icmp_ln958_4 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%shl_ln959_4 = shl i64 %zext_ln959_12, i64 %zext_ln959_6"   --->   Operation 689 'shl' 'shl_ln959_4' <Predicate = (!icmp_ln987 & !icmp_ln958_4 & !icmp_ln935_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 690 [1/1] (1.14ns)   --->   "%add_ln958_4 = add i32 %sub_ln944_4, i32 4294967271"   --->   Operation 690 'add' 'add_ln958_4' <Predicate = (!icmp_ln987 & icmp_ln958_4 & !icmp_ln935_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln958_4 = zext i32 %add_ln958_4"   --->   Operation 691 'zext' 'zext_ln958_4' <Predicate = (!icmp_ln987 & icmp_ln958_4 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%lshr_ln958_4 = lshr i64 %zext_ln959_12, i64 %zext_ln958_4"   --->   Operation 692 'lshr' 'lshr_ln958_4' <Predicate = (!icmp_ln987 & icmp_ln958_4 & !icmp_ln935_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%m_43 = select i1 %icmp_ln958_4, i64 %lshr_ln958_4, i64 %shl_ln959_4"   --->   Operation 693 'select' 'm_43' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node m_44)   --->   "%zext_ln961_4 = zext i1 %select_ln958_9"   --->   Operation 694 'zext' 'zext_ln961_4' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 695 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_44 = add i64 %m_43, i64 %zext_ln961_4"   --->   Operation 695 'add' 'm_44' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 696 [1/1] (0.00ns)   --->   "%m_72 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_44, i32 1, i32 63"   --->   Operation 696 'partselect' 'm_72' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln962_4 = zext i63 %m_72"   --->   Operation 697 'zext' 'zext_ln962_4' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 698 [1/1] (0.00ns)   --->   "%p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_44, i32 25"   --->   Operation 698 'bitselect' 'p_Result_63' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 699 [1/1] (0.40ns)   --->   "%select_ln943_4 = select i1 %p_Result_63, i8 127, i8 126"   --->   Operation 699 'select' 'select_ln943_4' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 12, i8 %trunc_ln943_4"   --->   Operation 700 'sub' 'sub_ln964_4' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 701 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %sub_ln964_4, i8 %select_ln943_4"   --->   Operation 701 'add' 'add_ln964_4' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_69 : Operation 702 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_130, i8 %add_ln964_4"   --->   Operation 702 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 703 [1/1] (0.00ns)   --->   "%p_Result_133 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_4, i9 %tmp_7, i32 23, i32 31"   --->   Operation 703 'partset' 'p_Result_133' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 704 [1/1] (0.00ns)   --->   "%LD_6 = trunc i64 %p_Result_133"   --->   Operation 704 'trunc' 'LD_6' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 705 [1/1] (0.00ns)   --->   "%bitcast_ln744_3 = bitcast i32 %LD_6"   --->   Operation 705 'bitcast' 'bitcast_ln744_3' <Predicate = (!icmp_ln987 & !icmp_ln935_3)> <Delay = 0.00>
ST_69 : Operation 706 [1/1] (0.28ns)   --->   "%select_ln935_1 = select i1 %icmp_ln935_3, i32 0, i32 %bitcast_ln744_3"   --->   Operation 706 'select' 'select_ln935_1' <Predicate = (!icmp_ln987)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 707 [1/2] (5.27ns)   --->   "%conv = uitofp i32 %add_ln989" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 707 'uitofp' 'conv' <Predicate = (!icmp_ln987)> <Delay = 5.27> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 708 [2/2] (1.91ns)   --->   "%tmp_18 = fcmp_olt  i32 %conv, i32 %select_ln935_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 708 'fcmp' 'tmp_18' <Predicate = (!icmp_ln987)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 57> <Delay = 4.02>
ST_70 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln200 = bitcast i32 %conv" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 709 'bitcast' 'bitcast_ln200' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_70 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln200, i32 23, i32 30" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 710 'partselect' 'tmp_16' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_70 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i32 %bitcast_ln200" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 711 'trunc' 'trunc_ln200' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_70 : Operation 712 [1/1] (0.00ns)   --->   "%bitcast_ln200_1 = bitcast i32 %select_ln935_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 712 'bitcast' 'bitcast_ln200_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_70 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln200_1, i32 23, i32 30" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 713 'partselect' 'tmp_17' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_70 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = trunc i32 %bitcast_ln200_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 714 'trunc' 'trunc_ln200_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_70 : Operation 715 [1/1] (0.70ns)   --->   "%icmp_ln200_1 = icmp_ne  i8 %tmp_16, i8 255" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 715 'icmp' 'icmp_ln200_1' <Predicate = (!icmp_ln987)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 716 [1/1] (0.88ns)   --->   "%icmp_ln200_2 = icmp_eq  i23 %trunc_ln200, i23 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 716 'icmp' 'icmp_ln200_2' <Predicate = (!icmp_ln987)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_1)   --->   "%or_ln200 = or i1 %icmp_ln200_2, i1 %icmp_ln200_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 717 'or' 'or_ln200' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 718 [1/1] (0.70ns)   --->   "%icmp_ln200_3 = icmp_ne  i8 %tmp_17, i8 255" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 718 'icmp' 'icmp_ln200_3' <Predicate = (!icmp_ln987)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 719 [1/1] (0.88ns)   --->   "%icmp_ln200_4 = icmp_eq  i23 %trunc_ln200_1, i23 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 719 'icmp' 'icmp_ln200_4' <Predicate = (!icmp_ln987)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_1)   --->   "%or_ln200_1 = or i1 %icmp_ln200_4, i1 %icmp_ln200_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 720 'or' 'or_ln200_1' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln200_1)   --->   "%and_ln200 = and i1 %or_ln200, i1 %or_ln200_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 721 'and' 'and_ln200' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 722 [1/2] (1.91ns)   --->   "%tmp_18 = fcmp_olt  i32 %conv, i32 %select_ln935_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 722 'fcmp' 'tmp_18' <Predicate = (!icmp_ln987)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 723 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln200_1 = and i1 %and_ln200, i1 %tmp_18" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 723 'and' 'and_ln200_1' <Predicate = (!icmp_ln987)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 724 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln989 = select i1 %and_ln200_1, i32 %conv, i32 %select_ln935_1" [PartitionAcceleratorHLS/src/system.cpp:989]   --->   Operation 724 'select' 'select_ln989' <Predicate = (!icmp_ln987)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 725 [2/2] (1.67ns)   --->   "%d = fpext i32 %select_ln989"   --->   Operation 725 'fpext' 'd' <Predicate = (!icmp_ln987)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 58> <Delay = 6.21>
ST_71 : Operation 726 [1/2] (1.67ns)   --->   "%d = fpext i32 %select_ln989"   --->   Operation 726 'fpext' 'd' <Predicate = (!icmp_ln987)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_71 : Operation 727 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %d"   --->   Operation 727 'bitcast' 'ireg_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln555_1 = trunc i64 %ireg_1"   --->   Operation 728 'trunc' 'trunc_ln555_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 729 [1/1] (0.00ns)   --->   "%p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 729 'bitselect' 'p_Result_134' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 730 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 730 'partselect' 'exp_tmp_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln455_1 = zext i11 %exp_tmp_1"   --->   Operation 731 'zext' 'zext_ln455_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i64 %ireg_1"   --->   Operation 732 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 733 [1/1] (0.00ns)   --->   "%p_Result_135 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_1"   --->   Operation 733 'bitconcatenate' 'p_Result_135' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln569_1 = zext i53 %p_Result_135"   --->   Operation 734 'zext' 'zext_ln569_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 735 [1/1] (1.31ns)   --->   "%man_V_8 = sub i54 0, i54 %zext_ln569_1"   --->   Operation 735 'sub' 'man_V_8' <Predicate = (!icmp_ln987)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 736 [1/1] (0.33ns)   --->   "%man_V_9 = select i1 %p_Result_134, i54 %man_V_8, i54 %zext_ln569_1"   --->   Operation 736 'select' 'man_V_9' <Predicate = (!icmp_ln987)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 737 [1/1] (1.14ns)   --->   "%icmp_ln571_1 = icmp_eq  i63 %trunc_ln555_1, i63 0"   --->   Operation 737 'icmp' 'icmp_ln571_1' <Predicate = (!icmp_ln987)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 738 [1/1] (0.99ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln455_1"   --->   Operation 738 'sub' 'F2_1' <Predicate = (!icmp_ln987)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 739 [1/1] (0.82ns)   --->   "%icmp_ln581_1 = icmp_sgt  i12 %F2_1, i12 20"   --->   Operation 739 'icmp' 'icmp_ln581_1' <Predicate = (!icmp_ln987)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 740 [1/1] (0.99ns)   --->   "%add_ln581_1 = add i12 %F2_1, i12 4076"   --->   Operation 740 'add' 'add_ln581_1' <Predicate = (!icmp_ln987)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 741 [1/1] (0.99ns)   --->   "%sub_ln581_1 = sub i12 20, i12 %F2_1"   --->   Operation 741 'sub' 'sub_ln581_1' <Predicate = (!icmp_ln987)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 742 [1/1] (0.36ns)   --->   "%sh_amt_1 = select i1 %icmp_ln581_1, i12 %add_ln581_1, i12 %sub_ln581_1"   --->   Operation 742 'select' 'sh_amt_1' <Predicate = (!icmp_ln987)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 743 [1/1] (0.82ns)   --->   "%icmp_ln582_1 = icmp_eq  i12 %F2_1, i12 20"   --->   Operation 743 'icmp' 'icmp_ln582_1' <Predicate = (!icmp_ln987)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln583_1 = trunc i54 %man_V_9"   --->   Operation 744 'trunc' 'trunc_ln583_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_1, i32 5, i32 11"   --->   Operation 745 'partselect' 'tmp_63' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 746 [1/1] (0.71ns)   --->   "%icmp_ln603_1 = icmp_eq  i7 %tmp_63, i7 0"   --->   Operation 746 'icmp' 'icmp_ln603_1' <Predicate = (!icmp_ln987)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%trunc_ln586_4 = trunc i12 %sh_amt_1"   --->   Operation 747 'trunc' 'trunc_ln586_4' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%zext_ln586_1 = zext i6 %trunc_ln586_4"   --->   Operation 748 'zext' 'zext_ln586_1' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%ashr_ln586_1 = ashr i54 %man_V_9, i54 %zext_ln586_1"   --->   Operation 749 'ashr' 'ashr_ln586_1' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%trunc_ln586_5 = trunc i54 %ashr_ln586_1"   --->   Operation 750 'trunc' 'trunc_ln586_5' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%bitcast_ln702_3 = bitcast i32 %select_ln989"   --->   Operation 751 'bitcast' 'bitcast_ln702_3' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln702_3, i32 31"   --->   Operation 752 'bitselect' 'tmp_64' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_71 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%select_ln588_1 = select i1 %tmp_64, i32 4294967295, i32 0"   --->   Operation 753 'select' 'select_ln588_1' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 754 [1/1] (0.14ns)   --->   "%or_ln582 = or i1 %icmp_ln571_1, i1 %icmp_ln582_1"   --->   Operation 754 'or' 'or_ln582' <Predicate = (!icmp_ln987)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 755 'xor' 'xor_ln582' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 756 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581_1, i1 %xor_ln582"   --->   Operation 756 'and' 'and_ln581' <Predicate = (!icmp_ln987)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 757 [1/1] (0.82ns)   --->   "%icmp_ln585_1 = icmp_ugt  i12 %sh_amt_1, i12 53"   --->   Operation 757 'icmp' 'icmp_ln585_1' <Predicate = (!icmp_ln987)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_6)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585_1"   --->   Operation 758 'and' 'and_ln585' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581_1"   --->   Operation 759 'or' 'or_ln581' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 760 'xor' 'xor_ln581' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603_1, i1 %xor_ln581"   --->   Operation 761 'and' 'and_ln603' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 762 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571_1, i1 %and_ln603"   --->   Operation 762 'or' 'or_ln571' <Predicate = (!icmp_ln987)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 763 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln571_6 = select i1 %and_ln585, i32 %select_ln588_1, i32 %trunc_ln586_5"   --->   Operation 763 'select' 'select_ln571_6' <Predicate = (!icmp_ln987)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 59> <Delay = 2.29>
ST_72 : Operation 764 [1/1] (0.00ns)   --->   "%specloopname_ln987 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [PartitionAcceleratorHLS/src/system.cpp:987]   --->   Operation 764 'specloopname' 'specloopname_ln987' <Predicate = (!icmp_ln987)> <Delay = 0.00>
ST_72 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%sext_ln581_1 = sext i12 %sh_amt_1"   --->   Operation 765 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln987 & !icmp_ln571_1 & or_ln571)> <Delay = 0.00>
ST_72 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%shl_ln604_1 = shl i32 %trunc_ln583_1, i32 %sext_ln581_1"   --->   Operation 766 'shl' 'shl_ln604_1' <Predicate = (!icmp_ln987 & !icmp_ln571_1 & or_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%xor_ln571 = xor i1 %icmp_ln571_1, i1 1"   --->   Operation 767 'xor' 'xor_ln571' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_7)   --->   "%and_ln582 = and i1 %icmp_ln582_1, i1 %xor_ln571"   --->   Operation 768 'and' 'and_ln582' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_8)   --->   "%select_ln571 = select i1 %icmp_ln571_1, i32 0, i32 %shl_ln604_1"   --->   Operation 769 'select' 'select_ln571' <Predicate = (!icmp_ln987 & or_ln571)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 770 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln571_7 = select i1 %and_ln582, i32 %trunc_ln583_1, i32 0"   --->   Operation 770 'select' 'select_ln571_7' <Predicate = (!icmp_ln987)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 771 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln571_8 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_6"   --->   Operation 771 'select' 'select_ln571_8' <Predicate = (!icmp_ln987)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_9)   --->   "%or_ln571_4 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 772 'or' 'or_ln571_4' <Predicate = (!icmp_ln987)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 773 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln571_9 = select i1 %or_ln571_4, i32 %select_ln571_8, i32 %select_ln571_7"   --->   Operation 773 'select' 'select_ln571_9' <Predicate = (!icmp_ln987)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 774 [1/1] (0.73ns)   --->   "%store_ln988 = store i32 %select_ln571_9, i3 %new_z_i_index_V_addr_3" [PartitionAcceleratorHLS/src/system.cpp:988]   --->   Operation 774 'store' 'store_ln988' <Predicate = (!icmp_ln987)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_72 : Operation 775 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 775 'br' 'br_ln0' <Predicate = (!icmp_ln987)> <Delay = 0.00>

State 73 <SV = 55> <Delay = 0.46>
ST_73 : Operation 776 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 776 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 74 <SV = 56> <Delay = 0.73>
ST_74 : Operation 777 [1/1] (0.00ns)   --->   "%i_11 = phi i3 %add_ln997, void %.split149_ifconv, i3 0, void %.preheader.preheader" [PartitionAcceleratorHLS/src/system.cpp:997]   --->   Operation 777 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 778 [1/1] (0.71ns)   --->   "%add_ln997 = add i3 %i_11, i3 1" [PartitionAcceleratorHLS/src/system.cpp:997]   --->   Operation 778 'add' 'add_ln997' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 779 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 779 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 780 [1/1] (0.56ns)   --->   "%icmp_ln997 = icmp_eq  i3 %i_11, i3 5" [PartitionAcceleratorHLS/src/system.cpp:997]   --->   Operation 780 'icmp' 'icmp_ln997' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 781 [1/1] (0.00ns)   --->   "%empty_268 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 781 'speclooptripcount' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln997 = br i1 %icmp_ln997, void %.split149_ifconv, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit665" [PartitionAcceleratorHLS/src/system.cpp:997]   --->   Operation 782 'br' 'br_ln997' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 783 [1/1] (0.00ns)   --->   "%i_11_cast = zext i3 %i_11" [PartitionAcceleratorHLS/src/system.cpp:997]   --->   Operation 783 'zext' 'i_11_cast' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_74 : Operation 784 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr_4 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_11_cast"   --->   Operation 784 'getelementptr' 'new_z_i_index_V_addr_4' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_74 : Operation 785 [2/2] (0.73ns)   --->   "%p_Val2_31 = load i3 %new_z_i_index_V_addr_4"   --->   Operation 785 'load' 'p_Val2_31' <Predicate = (!icmp_ln997)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 75 <SV = 57> <Delay = 6.06>
ST_75 : Operation 786 [1/2] (0.73ns)   --->   "%p_Val2_31 = load i3 %new_z_i_index_V_addr_4"   --->   Operation 786 'load' 'p_Val2_31' <Predicate = (!icmp_ln997)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_75 : Operation 787 [1/1] (0.80ns)   --->   "%icmp_ln935_4 = icmp_eq  i32 %p_Val2_31, i32 0"   --->   Operation 787 'icmp' 'icmp_ln935_4' <Predicate = (!icmp_ln997)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 788 [1/1] (0.00ns)   --->   "%p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_31, i32 31"   --->   Operation 788 'bitselect' 'p_Result_136' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 789 [1/1] (1.14ns)   --->   "%tmp_V_15 = sub i32 0, i32 %p_Val2_31"   --->   Operation 789 'sub' 'tmp_V_15' <Predicate = (!icmp_ln997)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 790 [1/1] (0.28ns)   --->   "%m_73 = select i1 %p_Result_136, i32 %tmp_V_15, i32 %p_Val2_31"   --->   Operation 790 'select' 'm_73' <Predicate = (!icmp_ln997)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 791 [1/1] (0.00ns)   --->   "%p_Result_137 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_73, i32 31, i32 0"   --->   Operation 791 'partselect' 'p_Result_137' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 792 [1/1] (0.00ns)   --->   "%l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_137, i1 1"   --->   Operation 792 'cttz' 'l_6' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 793 [1/1] (1.14ns)   --->   "%sub_ln944_5 = sub i32 32, i32 %l_6"   --->   Operation 793 'sub' 'sub_ln944_5' <Predicate = (!icmp_ln997)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 794 [1/1] (1.14ns)   --->   "%lsb_index_6 = add i32 %sub_ln944_5, i32 4294967272"   --->   Operation 794 'add' 'lsb_index_6' <Predicate = (!icmp_ln997)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_6, i32 1, i32 31"   --->   Operation 795 'partselect' 'tmp_66' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 796 [1/1] (0.81ns)   --->   "%icmp_ln946_5 = icmp_sgt  i31 %tmp_66, i31 0"   --->   Operation 796 'icmp' 'icmp_ln946_5' <Predicate = (!icmp_ln997)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln947_5 = trunc i32 %sub_ln944_5"   --->   Operation 797 'trunc' 'trunc_ln947_5' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 798 [1/1] (0.84ns)   --->   "%sub_ln947_5 = sub i6 57, i6 %trunc_ln947_5"   --->   Operation 798 'sub' 'sub_ln947_5' <Predicate = (!icmp_ln997)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%zext_ln947_5 = zext i6 %sub_ln947_5"   --->   Operation 799 'zext' 'zext_ln947_5' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%lshr_ln947_5 = lshr i32 4294967295, i32 %zext_ln947_5"   --->   Operation 800 'lshr' 'lshr_ln947_5' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%shl_ln949_5 = shl i32 1, i32 %lsb_index_6"   --->   Operation 801 'shl' 'shl_ln949_5' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%or_ln949_14 = or i32 %lshr_ln947_5, i32 %shl_ln949_5"   --->   Operation 802 'or' 'or_ln949_14' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_5)   --->   "%and_ln949_14 = and i32 %m_73, i32 %or_ln949_14"   --->   Operation 803 'and' 'and_ln949_14' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 804 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_5 = icmp_ne  i32 %and_ln949_14, i32 0"   --->   Operation 804 'icmp' 'icmp_ln949_5' <Predicate = (!icmp_ln997)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_6, i32 31"   --->   Operation 805 'bitselect' 'tmp_67' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%xor_ln949_5 = xor i1 %tmp_67, i1 1"   --->   Operation 806 'xor' 'xor_ln949_5' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 807 [1/1] (0.00ns)   --->   "%p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_73, i32 %lsb_index_6"   --->   Operation 807 'bitselect' 'p_Result_138' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_75 : Operation 808 [1/1] (0.80ns)   --->   "%icmp_ln958_5 = icmp_sgt  i32 %lsb_index_6, i32 0"   --->   Operation 808 'icmp' 'icmp_ln958_5' <Predicate = (!icmp_ln997)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%and_ln949_15 = and i1 %p_Result_138, i1 %xor_ln949_5"   --->   Operation 809 'and' 'and_ln949_15' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_11)   --->   "%select_ln946_5 = select i1 %icmp_ln946_5, i1 %icmp_ln949_5, i1 %p_Result_138"   --->   Operation 810 'select' 'select_ln946_5' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 811 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_11 = select i1 %icmp_ln958_5, i1 %select_ln946_5, i1 %and_ln949_15"   --->   Operation 811 'select' 'select_ln958_11' <Predicate = (!icmp_ln997)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln943_5 = trunc i32 %l_6"   --->   Operation 812 'trunc' 'trunc_ln943_5' <Predicate = (!icmp_ln997)> <Delay = 0.00>

State 76 <SV = 58> <Delay = 6.13>
ST_76 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln959_13 = zext i32 %m_73"   --->   Operation 813 'zext' 'zext_ln959_13' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 814 [1/1] (1.14ns)   --->   "%sub_ln959_5 = sub i32 25, i32 %sub_ln944_5"   --->   Operation 814 'sub' 'sub_ln959_5' <Predicate = (!icmp_ln997 & !icmp_ln958_5 & !icmp_ln935_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln959_7 = zext i32 %sub_ln959_5"   --->   Operation 815 'zext' 'zext_ln959_7' <Predicate = (!icmp_ln997 & !icmp_ln958_5 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%shl_ln959_5 = shl i64 %zext_ln959_13, i64 %zext_ln959_7"   --->   Operation 816 'shl' 'shl_ln959_5' <Predicate = (!icmp_ln997 & !icmp_ln958_5 & !icmp_ln935_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 817 [1/1] (1.14ns)   --->   "%add_ln958_5 = add i32 %sub_ln944_5, i32 4294967271"   --->   Operation 817 'add' 'add_ln958_5' <Predicate = (!icmp_ln997 & icmp_ln958_5 & !icmp_ln935_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln958_5 = zext i32 %add_ln958_5"   --->   Operation 818 'zext' 'zext_ln958_5' <Predicate = (!icmp_ln997 & icmp_ln958_5 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%lshr_ln958_5 = lshr i64 %zext_ln959_13, i64 %zext_ln958_5"   --->   Operation 819 'lshr' 'lshr_ln958_5' <Predicate = (!icmp_ln997 & icmp_ln958_5 & !icmp_ln935_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%m_47 = select i1 %icmp_ln958_5, i64 %lshr_ln958_5, i64 %shl_ln959_5"   --->   Operation 820 'select' 'm_47' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node m_48)   --->   "%zext_ln961_5 = zext i1 %select_ln958_11"   --->   Operation 821 'zext' 'zext_ln961_5' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 822 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_48 = add i64 %m_47, i64 %zext_ln961_5"   --->   Operation 822 'add' 'm_48' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 823 [1/1] (0.00ns)   --->   "%m_74 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_48, i32 1, i32 63"   --->   Operation 823 'partselect' 'm_74' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln962_5 = zext i63 %m_74"   --->   Operation 824 'zext' 'zext_ln962_5' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 825 [1/1] (0.00ns)   --->   "%p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_48, i32 25"   --->   Operation 825 'bitselect' 'p_Result_70' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 826 [1/1] (0.40ns)   --->   "%select_ln943_5 = select i1 %p_Result_70, i8 127, i8 126"   --->   Operation 826 'select' 'select_ln943_5' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_5 = sub i8 12, i8 %trunc_ln943_5"   --->   Operation 827 'sub' 'sub_ln964_5' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 828 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_5 = add i8 %sub_ln964_5, i8 %select_ln943_5"   --->   Operation 828 'add' 'add_ln964_5' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_76 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_136, i8 %add_ln964_5"   --->   Operation 829 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 830 [1/1] (0.00ns)   --->   "%p_Result_139 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_5, i9 %tmp_9, i32 23, i32 31"   --->   Operation 830 'partset' 'p_Result_139' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 831 [1/1] (0.00ns)   --->   "%LD_8 = trunc i64 %p_Result_139"   --->   Operation 831 'trunc' 'LD_8' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 832 [1/1] (0.00ns)   --->   "%bitcast_ln744_4 = bitcast i32 %LD_8"   --->   Operation 832 'bitcast' 'bitcast_ln744_4' <Predicate = (!icmp_ln997 & !icmp_ln935_4)> <Delay = 0.00>
ST_76 : Operation 833 [1/1] (0.28ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935_4, i32 0, i32 %bitcast_ln744_4"   --->   Operation 833 'select' 'select_ln935_2' <Predicate = (!icmp_ln997)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 834 [1/1] (0.00ns)   --->   "%bitcast_ln224_1 = bitcast i32 %select_ln935_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 834 'bitcast' 'bitcast_ln224_1' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_76 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln224_1, i32 23, i32 30" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 835 'partselect' 'tmp_19' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_76 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i32 %bitcast_ln224_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 836 'trunc' 'trunc_ln224_1' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_76 : Operation 837 [1/1] (0.70ns)   --->   "%icmp_ln224_2 = icmp_ne  i8 %tmp_19, i8 255" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 837 'icmp' 'icmp_ln224_2' <Predicate = (!icmp_ln997)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 838 [1/1] (0.88ns)   --->   "%icmp_ln224_3 = icmp_eq  i23 %trunc_ln224_1, i23 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 838 'icmp' 'icmp_ln224_3' <Predicate = (!icmp_ln997)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 839 [2/2] (1.91ns)   --->   "%tmp_20 = fcmp_olt  i32 %select_ln935_2, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 839 'fcmp' 'tmp_20' <Predicate = (!icmp_ln997)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 840 [2/2] (1.67ns)   --->   "%tmp_s = fpext i32 %select_ln935_2"   --->   Operation 840 'fpext' 'tmp_s' <Predicate = (!icmp_ln997)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 59> <Delay = 6.89>
ST_77 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node ireg_2)   --->   "%or_ln224_1 = or i1 %icmp_ln224_3, i1 %icmp_ln224_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 841 'or' 'or_ln224_1' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 842 [1/2] (1.91ns)   --->   "%tmp_20 = fcmp_olt  i32 %select_ln935_2, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 842 'fcmp' 'tmp_20' <Predicate = (!icmp_ln997)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node ireg_2)   --->   "%and_ln224_1 = and i1 %or_ln224_1, i1 %tmp_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224]   --->   Operation 843 'and' 'and_ln224_1' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 844 [1/2] (1.67ns)   --->   "%tmp_s = fpext i32 %select_ln935_2"   --->   Operation 844 'fpext' 'tmp_s' <Predicate = (!icmp_ln997)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_77 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node ireg_2)   --->   "%bitcast_ln702_2 = bitcast i64 %tmp_s"   --->   Operation 845 'bitcast' 'bitcast_ln702_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 846 [1/1] (0.43ns) (out node of the LUT)   --->   "%ireg_2 = select i1 %and_ln224_1, i64 0, i64 %bitcast_ln702_2"   --->   Operation 846 'select' 'ireg_2' <Predicate = (!icmp_ln997)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln555_2 = trunc i64 %ireg_2"   --->   Operation 847 'trunc' 'trunc_ln555_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 848 [1/1] (0.00ns)   --->   "%p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 848 'bitselect' 'p_Result_140' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 849 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62"   --->   Operation 849 'partselect' 'exp_tmp_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 850 [1/1] (0.00ns)   --->   "%zext_ln455_2 = zext i11 %exp_tmp_2"   --->   Operation 850 'zext' 'zext_ln455_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i64 %ireg_2"   --->   Operation 851 'trunc' 'trunc_ln565_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 852 [1/1] (0.00ns)   --->   "%p_Result_141 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_2"   --->   Operation 852 'bitconcatenate' 'p_Result_141' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln569_2 = zext i53 %p_Result_141"   --->   Operation 853 'zext' 'zext_ln569_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 854 [1/1] (1.31ns)   --->   "%man_V_11 = sub i54 0, i54 %zext_ln569_2"   --->   Operation 854 'sub' 'man_V_11' <Predicate = (!icmp_ln997)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 855 [1/1] (0.33ns)   --->   "%man_V_12 = select i1 %p_Result_140, i54 %man_V_11, i54 %zext_ln569_2"   --->   Operation 855 'select' 'man_V_12' <Predicate = (!icmp_ln997)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 856 [1/1] (1.14ns)   --->   "%icmp_ln571_2 = icmp_eq  i63 %trunc_ln555_2, i63 0"   --->   Operation 856 'icmp' 'icmp_ln571_2' <Predicate = (!icmp_ln997)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 857 [1/1] (0.99ns)   --->   "%F2_2 = sub i12 1075, i12 %zext_ln455_2"   --->   Operation 857 'sub' 'F2_2' <Predicate = (!icmp_ln997)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 858 [1/1] (0.82ns)   --->   "%icmp_ln581_2 = icmp_sgt  i12 %F2_2, i12 20"   --->   Operation 858 'icmp' 'icmp_ln581_2' <Predicate = (!icmp_ln997)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 859 [1/1] (0.99ns)   --->   "%add_ln581_2 = add i12 %F2_2, i12 4076"   --->   Operation 859 'add' 'add_ln581_2' <Predicate = (!icmp_ln997)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 860 [1/1] (0.99ns)   --->   "%sub_ln581_2 = sub i12 20, i12 %F2_2"   --->   Operation 860 'sub' 'sub_ln581_2' <Predicate = (!icmp_ln997)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 861 [1/1] (0.36ns)   --->   "%sh_amt_2 = select i1 %icmp_ln581_2, i12 %add_ln581_2, i12 %sub_ln581_2"   --->   Operation 861 'select' 'sh_amt_2' <Predicate = (!icmp_ln997)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 862 [1/1] (0.82ns)   --->   "%icmp_ln582_2 = icmp_eq  i12 %F2_2, i12 20"   --->   Operation 862 'icmp' 'icmp_ln582_2' <Predicate = (!icmp_ln997)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln583_2 = trunc i54 %man_V_12"   --->   Operation 863 'trunc' 'trunc_ln583_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_2, i32 5, i32 11"   --->   Operation 864 'partselect' 'tmp_70' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 865 [1/1] (0.71ns)   --->   "%icmp_ln603_2 = icmp_eq  i7 %tmp_70, i7 0"   --->   Operation 865 'icmp' 'icmp_ln603_2' <Predicate = (!icmp_ln997)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%trunc_ln586_6 = trunc i12 %sh_amt_2"   --->   Operation 866 'trunc' 'trunc_ln586_6' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%zext_ln586_2 = zext i6 %trunc_ln586_6"   --->   Operation 867 'zext' 'zext_ln586_2' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%ashr_ln586_2 = ashr i54 %man_V_12, i54 %zext_ln586_2"   --->   Operation 868 'ashr' 'ashr_ln586_2' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%trunc_ln586_7 = trunc i54 %ashr_ln586_2"   --->   Operation 869 'trunc' 'trunc_ln586_7' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63"   --->   Operation 870 'bitselect' 'tmp_71' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_77 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%select_ln588_2 = select i1 %tmp_71, i32 4294967295, i32 0"   --->   Operation 871 'select' 'select_ln588_2' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 872 [1/1] (0.14ns)   --->   "%or_ln582_1 = or i1 %icmp_ln571_2, i1 %icmp_ln582_2"   --->   Operation 872 'or' 'or_ln582_1' <Predicate = (!icmp_ln997)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_1)   --->   "%xor_ln582_1 = xor i1 %or_ln582_1, i1 1"   --->   Operation 873 'xor' 'xor_ln582_1' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 874 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_1 = and i1 %icmp_ln581_2, i1 %xor_ln582_1"   --->   Operation 874 'and' 'and_ln581_1' <Predicate = (!icmp_ln997)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 875 [1/1] (0.82ns)   --->   "%icmp_ln585_2 = icmp_ugt  i12 %sh_amt_2, i12 53"   --->   Operation 875 'icmp' 'icmp_ln585_2' <Predicate = (!icmp_ln997)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_11)   --->   "%and_ln585_2 = and i1 %and_ln581_1, i1 %icmp_ln585_2"   --->   Operation 876 'and' 'and_ln585_2' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_5)   --->   "%or_ln581_1 = or i1 %or_ln582_1, i1 %icmp_ln581_2"   --->   Operation 877 'or' 'or_ln581_1' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_5)   --->   "%xor_ln581_1 = xor i1 %or_ln581_1, i1 1"   --->   Operation 878 'xor' 'xor_ln581_1' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node or_ln571_5)   --->   "%and_ln603_2 = and i1 %icmp_ln603_2, i1 %xor_ln581_1"   --->   Operation 879 'and' 'and_ln603_2' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 880 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln571_5 = or i1 %icmp_ln571_2, i1 %and_ln603_2"   --->   Operation 880 'or' 'or_ln571_5' <Predicate = (!icmp_ln997)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 881 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln571_11 = select i1 %and_ln585_2, i32 %select_ln588_2, i32 %trunc_ln586_7"   --->   Operation 881 'select' 'select_ln571_11' <Predicate = (!icmp_ln997)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 60> <Delay = 2.29>
ST_78 : Operation 882 [1/1] (0.00ns)   --->   "%specloopname_ln997 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [PartitionAcceleratorHLS/src/system.cpp:997]   --->   Operation 882 'specloopname' 'specloopname_ln997' <Predicate = (!icmp_ln997)> <Delay = 0.00>
ST_78 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%sext_ln581_2 = sext i12 %sh_amt_2"   --->   Operation 883 'sext' 'sext_ln581_2' <Predicate = (!icmp_ln997 & !icmp_ln571_2 & or_ln571_5)> <Delay = 0.00>
ST_78 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%shl_ln604_2 = shl i32 %trunc_ln583_2, i32 %sext_ln581_2"   --->   Operation 884 'shl' 'shl_ln604_2' <Predicate = (!icmp_ln997 & !icmp_ln571_2 & or_ln571_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%xor_ln571_1 = xor i1 %icmp_ln571_2, i1 1"   --->   Operation 885 'xor' 'xor_ln571_1' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_12)   --->   "%and_ln582_2 = and i1 %icmp_ln582_2, i1 %xor_ln571_1"   --->   Operation 886 'and' 'and_ln582_2' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_13)   --->   "%select_ln571_10 = select i1 %icmp_ln571_2, i32 0, i32 %shl_ln604_2"   --->   Operation 887 'select' 'select_ln571_10' <Predicate = (!icmp_ln997 & or_ln571_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 888 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln571_12 = select i1 %and_ln582_2, i32 %trunc_ln583_2, i32 0"   --->   Operation 888 'select' 'select_ln571_12' <Predicate = (!icmp_ln997)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 889 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln571_13 = select i1 %or_ln571_5, i32 %select_ln571_10, i32 %select_ln571_11"   --->   Operation 889 'select' 'select_ln571_13' <Predicate = (!icmp_ln997)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_14)   --->   "%or_ln571_6 = or i1 %or_ln571_5, i1 %and_ln581_1"   --->   Operation 890 'or' 'or_ln571_6' <Predicate = (!icmp_ln997)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 891 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln571_14 = select i1 %or_ln571_6, i32 %select_ln571_13, i32 %select_ln571_12"   --->   Operation 891 'select' 'select_ln571_14' <Predicate = (!icmp_ln997)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 892 [1/1] (0.73ns)   --->   "%store_ln998 = store i32 %select_ln571_14, i3 %new_z_i_index_V_addr_4" [PartitionAcceleratorHLS/src/system.cpp:998]   --->   Operation 892 'store' 'store_ln998' <Predicate = (!icmp_ln997)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_78 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 893 'br' 'br_ln0' <Predicate = (!icmp_ln997)> <Delay = 0.00>

State 79 <SV = 57> <Delay = 0.73>
ST_79 : Operation 894 [1/1] (0.73ns)   --->   "%store_ln731 = store i32 2146435072, i3 %new_z_i_V_addr_2"   --->   Operation 894 'store' 'store_ln731' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_79 : Operation 895 [1/1] (0.46ns)   --->   "%br_ln1003 = br void" [PartitionAcceleratorHLS/src/system.cpp:1003]   --->   Operation 895 'br' 'br_ln1003' <Predicate = true> <Delay = 0.46>

State 80 <SV = 58> <Delay = 0.73>
ST_80 : Operation 896 [1/1] (0.00ns)   --->   "%i_12 = phi i3 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit665, i3 %add_ln1003, void %.split151_ifconv" [PartitionAcceleratorHLS/src/system.cpp:1003]   --->   Operation 896 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 897 [1/1] (0.71ns)   --->   "%add_ln1003 = add i3 %i_12, i3 1" [PartitionAcceleratorHLS/src/system.cpp:1003]   --->   Operation 897 'add' 'add_ln1003' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 898 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 898 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 899 [1/1] (0.56ns)   --->   "%icmp_ln1003 = icmp_eq  i3 %i_12, i3 5" [PartitionAcceleratorHLS/src/system.cpp:1003]   --->   Operation 899 'icmp' 'icmp_ln1003' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 900 [1/1] (0.00ns)   --->   "%empty_269 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 900 'speclooptripcount' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln1003 = br i1 %icmp_ln1003, void %.split151_ifconv, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit643" [PartitionAcceleratorHLS/src/system.cpp:1003]   --->   Operation 901 'br' 'br_ln1003' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 902 [1/1] (0.00ns)   --->   "%i_12_cast4 = zext i3 %i_12" [PartitionAcceleratorHLS/src/system.cpp:1003]   --->   Operation 902 'zext' 'i_12_cast4' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_80 : Operation 903 [1/1] (0.00ns)   --->   "%new_z_i_index_V_addr_5 = getelementptr i32 %new_z_i_index_V, i64 0, i64 %i_12_cast4"   --->   Operation 903 'getelementptr' 'new_z_i_index_V_addr_5' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_80 : Operation 904 [2/2] (0.73ns)   --->   "%p_Val2_35 = load i3 %new_z_i_index_V_addr_5"   --->   Operation 904 'load' 'p_Val2_35' <Predicate = (!icmp_ln1003)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 81 <SV = 59> <Delay = 4.51>
ST_81 : Operation 905 [1/2] (0.73ns)   --->   "%p_Val2_35 = load i3 %new_z_i_index_V_addr_5"   --->   Operation 905 'load' 'p_Val2_35' <Predicate = (!icmp_ln1003)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_81 : Operation 906 [1/1] (0.00ns)   --->   "%ret_V_7 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_35, i32 20, i32 31"   --->   Operation 906 'partselect' 'ret_V_7' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_35, i32 31"   --->   Operation 907 'bitselect' 'p_Result_74' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %p_Val2_35"   --->   Operation 908 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 909 [1/1] (0.91ns)   --->   "%icmp_ln851 = icmp_eq  i20 %trunc_ln851, i20 0"   --->   Operation 909 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln1003)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 910 [1/1] (0.99ns)   --->   "%ret_V_14 = add i12 %ret_V_7, i12 1"   --->   Operation 910 'add' 'ret_V_14' <Predicate = (!icmp_ln1003)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node ret_V_15)   --->   "%select_ln850 = select i1 %icmp_ln851, i12 %ret_V_7, i12 %ret_V_14"   --->   Operation 911 'select' 'select_ln850' <Predicate = (!icmp_ln1003)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 912 [1/1] (0.36ns) (out node of the LUT)   --->   "%ret_V_15 = select i1 %p_Result_74, i12 %select_ln850, i12 %ret_V_7"   --->   Operation 912 'select' 'ret_V_15' <Predicate = (!icmp_ln1003)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 913 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_12, i13 0" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 913 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 914 [1/1] (0.00ns)   --->   "%shl_ln1004_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %ret_V_15, i4 0" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 914 'bitconcatenate' 'shl_ln1004_1' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 915 [1/1] (1.12ns)   --->   "%add_ln1004 = add i16 %shl_ln1004_1, i16 %shl_ln5" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 915 'add' 'add_ln1004' <Predicate = (!icmp_ln1003)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 916 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln1004, i32 13, i32 15" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 916 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln1004 = trunc i12 %ret_V_15" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 917 'trunc' 'trunc_ln1004' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 918 [1/1] (0.00ns)   --->   "%tmp_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln, i9 %trunc_ln1004" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 918 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln1004 = zext i12 %tmp_88" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 919 'zext' 'zext_ln1004' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 920 [1/1] (0.00ns)   --->   "%points_addr = getelementptr i128 %points, i64 0, i64 %zext_ln1004" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 920 'getelementptr' 'points_addr' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_81 : Operation 921 [2/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 921 'load' 'points_load' <Predicate = (!icmp_ln1003)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 82 <SV = 60> <Delay = 2.02>
ST_82 : Operation 922 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [PartitionAcceleratorHLS/src/types.cpp:28]   --->   Operation 922 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_82 : Operation 923 [1/2] (1.29ns)   --->   "%points_load = load i12 %points_addr" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 923 'load' 'points_load' <Predicate = (!icmp_ln1003)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_82 : Operation 924 [1/1] (0.00ns)   --->   "%z_bits = trunc i128 %points_load"   --->   Operation 924 'trunc' 'z_bits' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_82 : Operation 925 [1/1] (0.00ns)   --->   "%new_z_i_V_addr = getelementptr i32 %new_z_i_V, i64 0, i64 %i_12_cast4" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 925 'getelementptr' 'new_z_i_V_addr' <Predicate = (!icmp_ln1003)> <Delay = 0.00>
ST_82 : Operation 926 [1/1] (0.73ns)   --->   "%store_ln1004 = store i32 %z_bits, i3 %new_z_i_V_addr" [PartitionAcceleratorHLS/src/system.cpp:1004]   --->   Operation 926 'store' 'store_ln1004' <Predicate = (!icmp_ln1003)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_82 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 927 'br' 'br_ln0' <Predicate = (!icmp_ln1003)> <Delay = 0.00>

State 83 <SV = 59> <Delay = 0.73>
ST_83 : Operation 928 [1/1] (0.73ns)   --->   "%store_ln731 = store i32 2146435072, i3 %new_z_i_atTop_V_addr_3"   --->   Operation 928 'store' 'store_ln731' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_83 : Operation 929 [1/1] (0.46ns)   --->   "%br_ln1013 = br void" [PartitionAcceleratorHLS/src/system.cpp:1013]   --->   Operation 929 'br' 'br_ln1013' <Predicate = true> <Delay = 0.46>

State 84 <SV = 60> <Delay = 0.73>
ST_84 : Operation 930 [1/1] (0.00ns)   --->   "%i_13 = phi i3 1, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit643, i3 %add_ln1015, void %.split153" [PartitionAcceleratorHLS/src/system.cpp:1015]   --->   Operation 930 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 931 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 931 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 932 [1/1] (0.56ns)   --->   "%icmp_ln1013 = icmp_eq  i3 %i_13, i3 5" [PartitionAcceleratorHLS/src/system.cpp:1013]   --->   Operation 932 'icmp' 'icmp_ln1013' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 933 [1/1] (0.00ns)   --->   "%empty_270 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 933 'speclooptripcount' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 934 [1/1] (0.00ns)   --->   "%br_ln1013 = br i1 %icmp_ln1013, void %.split153, void" [PartitionAcceleratorHLS/src/system.cpp:1013]   --->   Operation 934 'br' 'br_ln1013' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 935 [1/1] (0.71ns)   --->   "%add_ln1015 = add i3 %i_13, i3 1" [PartitionAcceleratorHLS/src/system.cpp:1015]   --->   Operation 935 'add' 'add_ln1015' <Predicate = (!icmp_ln1013)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln1015_cast = zext i3 %i_13" [PartitionAcceleratorHLS/src/system.cpp:1015]   --->   Operation 936 'zext' 'trunc_ln1015_cast' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_84 : Operation 937 [1/1] (0.00ns)   --->   "%get_radiiradii_addr_1 = getelementptr i32 %get_radiiradii, i64 0, i64 %trunc_ln1015_cast" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 937 'getelementptr' 'get_radiiradii_addr_1' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_84 : Operation 938 [2/2] (0.73ns)   --->   "%tmp_75 = load i3 %get_radiiradii_addr_1" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 938 'load' 'tmp_75' <Predicate = (!icmp_ln1013)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_84 : Operation 939 [1/1] (0.71ns)   --->   "%add_ln1014 = add i3 %i_13, i3 7" [PartitionAcceleratorHLS/src/system.cpp:1014]   --->   Operation 939 'add' 'add_ln1014' <Predicate = (!icmp_ln1013)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 61> <Delay = 3.34>
ST_85 : Operation 940 [1/1] (0.56ns)   --->   "%icmp_ln870_1 = icmp_eq  i3 %add_ln1015, i3 0"   --->   Operation 940 'icmp' 'icmp_ln870_1' <Predicate = (!icmp_ln1013)> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 941 [1/2] (0.73ns)   --->   "%tmp_75 = load i3 %get_radiiradii_addr_1" [PartitionAcceleratorHLS/include/types.h:98]   --->   Operation 941 'load' 'tmp_75' <Predicate = (!icmp_ln1013)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 5> <ROM>
ST_85 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%trunc_ln731_1 = trunc i32 %tmp_75"   --->   Operation 942 'trunc' 'trunc_ln731_1' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_85 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%radius_j_V = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i5.i20, i5 %trunc_ln731_1, i20 0"   --->   Operation 943 'bitconcatenate' 'radius_j_V' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_85 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%radius_j_V_4 = select i1 %icmp_ln870_1, i25 0, i25 %radius_j_V"   --->   Operation 944 'select' 'radius_j_V_4' <Predicate = (!icmp_ln1013)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%zext_ln1193_1 = zext i25 %radius_j_V_4"   --->   Operation 945 'zext' 'zext_ln1193_1' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_85 : Operation 946 [1/1] (1.13ns) (out node of the LUT)   --->   "%ret_V_16 = add i26 %zext_ln1193_1, i26 61865984"   --->   Operation 946 'add' 'ret_V_16' <Predicate = (!icmp_ln1013)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i26 %ret_V_16"   --->   Operation 947 'sext' 'sext_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_85 : Operation 948 [50/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 948 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 62> <Delay = 1.48>
ST_86 : Operation 949 [49/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 949 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 63> <Delay = 1.48>
ST_87 : Operation 950 [48/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 950 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 64> <Delay = 1.48>
ST_88 : Operation 951 [47/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 951 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 65> <Delay = 1.48>
ST_89 : Operation 952 [46/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 952 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 66> <Delay = 1.48>
ST_90 : Operation 953 [45/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 953 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 67> <Delay = 1.48>
ST_91 : Operation 954 [44/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 954 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 68> <Delay = 1.48>
ST_92 : Operation 955 [43/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 955 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 69> <Delay = 1.48>
ST_93 : Operation 956 [42/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 956 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 70> <Delay = 1.48>
ST_94 : Operation 957 [41/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 957 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 71> <Delay = 1.48>
ST_95 : Operation 958 [40/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 958 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 72> <Delay = 1.48>
ST_96 : Operation 959 [39/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 959 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 73> <Delay = 1.48>
ST_97 : Operation 960 [38/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 960 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 74> <Delay = 1.48>
ST_98 : Operation 961 [37/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 961 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 75> <Delay = 1.48>
ST_99 : Operation 962 [36/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 962 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 76> <Delay = 1.48>
ST_100 : Operation 963 [35/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 963 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 77> <Delay = 1.48>
ST_101 : Operation 964 [34/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 964 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 78> <Delay = 1.48>
ST_102 : Operation 965 [33/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 965 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 79> <Delay = 1.48>
ST_103 : Operation 966 [32/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 966 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 80> <Delay = 1.48>
ST_104 : Operation 967 [31/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 967 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 81> <Delay = 1.48>
ST_105 : Operation 968 [30/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 968 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 82> <Delay = 1.48>
ST_106 : Operation 969 [29/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 969 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 83> <Delay = 1.48>
ST_107 : Operation 970 [28/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 970 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 84> <Delay = 1.48>
ST_108 : Operation 971 [27/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 971 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 85> <Delay = 1.48>
ST_109 : Operation 972 [26/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 972 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 86> <Delay = 1.48>
ST_110 : Operation 973 [25/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 973 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 87> <Delay = 1.48>
ST_111 : Operation 974 [24/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 974 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 88> <Delay = 1.48>
ST_112 : Operation 975 [23/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 975 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 89> <Delay = 1.48>
ST_113 : Operation 976 [22/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 976 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 90> <Delay = 1.48>
ST_114 : Operation 977 [21/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 977 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 91> <Delay = 1.48>
ST_115 : Operation 978 [20/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 978 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 92> <Delay = 1.48>
ST_116 : Operation 979 [19/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 979 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 93> <Delay = 1.48>
ST_117 : Operation 980 [18/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 980 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 94> <Delay = 1.48>
ST_118 : Operation 981 [17/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 981 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 95> <Delay = 1.48>
ST_119 : Operation 982 [16/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 982 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 96> <Delay = 1.48>
ST_120 : Operation 983 [15/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 983 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 97> <Delay = 1.48>
ST_121 : Operation 984 [14/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 984 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 98> <Delay = 1.48>
ST_122 : Operation 985 [13/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 985 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 99> <Delay = 1.48>
ST_123 : Operation 986 [12/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 986 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 100> <Delay = 1.48>
ST_124 : Operation 987 [11/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 987 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 101> <Delay = 1.48>
ST_125 : Operation 988 [10/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 988 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 102> <Delay = 1.48>
ST_126 : Operation 989 [9/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 989 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 103> <Delay = 1.48>
ST_127 : Operation 990 [8/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 990 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 104> <Delay = 1.48>
ST_128 : Operation 991 [7/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 991 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 105> <Delay = 1.48>
ST_129 : Operation 992 [6/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 992 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 106> <Delay = 1.48>
ST_130 : Operation 993 [5/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 993 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 107> <Delay = 1.48>
ST_131 : Operation 994 [4/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 994 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 108> <Delay = 1.48>
ST_132 : Operation 995 [3/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 995 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 109> <Delay = 1.48>
ST_133 : Operation 996 [1/1] (0.00ns)   --->   "%new_z_i_V_addr_1 = getelementptr i32 %new_z_i_V, i64 0, i64 %trunc_ln1015_cast" [PartitionAcceleratorHLS/src/system.cpp:1015]   --->   Operation 996 'getelementptr' 'new_z_i_V_addr_1' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_133 : Operation 997 [2/2] (0.73ns)   --->   "%lhs_14 = load i3 %new_z_i_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:1015]   --->   Operation 997 'load' 'lhs_14' <Predicate = (!icmp_ln1013)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_133 : Operation 998 [2/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 998 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 110> <Delay = 7.05>
ST_134 : Operation 999 [1/2] (0.73ns)   --->   "%lhs_14 = load i3 %new_z_i_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:1015]   --->   Operation 999 'load' 'lhs_14' <Predicate = (!icmp_ln1013)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_134 : Operation 1000 [1/50] (1.48ns)   --->   "%sdiv_ln1148 = sdiv i46 21990232555520, i46 %sext_ln1148"   --->   Operation 1000 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln1013)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1001 [1/1] (0.00ns)   --->   "%radii_leverArm = trunc i32 %sdiv_ln1148"   --->   Operation 1001 'trunc' 'radii_leverArm' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_134 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i32 %lhs_14"   --->   Operation 1002 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_134 : Operation 1003 [1/1] (1.14ns)   --->   "%ret_V_25 = sub i33 %sext_ln703_13, i33 %sext_ln703_11"   --->   Operation 1003 'sub' 'ret_V_25' <Predicate = (!icmp_ln1013)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln1115_2 = sext i33 %ret_V_25"   --->   Operation 1004 'sext' 'sext_ln1115_2' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_134 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %radii_leverArm"   --->   Operation 1005 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_134 : Operation 1006 [1/1] (3.86ns)   --->   "%r_V_7 = mul i52 %sext_ln1115_2, i52 %sext_ln1118_1"   --->   Operation 1006 'mul' 'r_V_7' <Predicate = (!icmp_ln1013)> <Delay = 3.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1007 [1/1] (1.31ns)   --->   "%ret_V_18 = add i52 %r_V_7, i52 %lhs_12"   --->   Operation 1007 'add' 'ret_V_18' <Predicate = (!icmp_ln1013)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1008 [1/1] (0.00ns)   --->   "%this_V_write_assign = partselect i32 @_ssdm_op_PartSelect.i32.i52.i32.i32, i52 %ret_V_18, i32 20, i32 51"   --->   Operation 1008 'partselect' 'this_V_write_assign' <Predicate = (!icmp_ln1013)> <Delay = 0.00>

State 135 <SV = 111> <Delay = 0.73>
ST_135 : Operation 1009 [1/1] (0.00ns)   --->   "%specloopname_ln1013 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [PartitionAcceleratorHLS/src/system.cpp:1013]   --->   Operation 1009 'specloopname' 'specloopname_ln1013' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_135 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln1014 = zext i3 %add_ln1014" [PartitionAcceleratorHLS/src/system.cpp:1014]   --->   Operation 1010 'zext' 'zext_ln1014' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_135 : Operation 1011 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_addr = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 %zext_ln1014" [PartitionAcceleratorHLS/src/system.cpp:1014]   --->   Operation 1011 'getelementptr' 'new_z_i_atTop_V_addr' <Predicate = (!icmp_ln1013)> <Delay = 0.00>
ST_135 : Operation 1012 [1/1] (0.73ns)   --->   "%store_ln1014 = store i32 %this_V_write_assign, i3 %new_z_i_atTop_V_addr" [PartitionAcceleratorHLS/src/system.cpp:1014]   --->   Operation 1012 'store' 'store_ln1014' <Predicate = (!icmp_ln1013)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_135 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1013 'br' 'br_ln0' <Predicate = (!icmp_ln1013)> <Delay = 0.00>

State 136 <SV = 61> <Delay = 1.42>
ST_136 : Operation 1014 [1/1] (0.80ns)   --->   "%tobool_i_i483 = icmp_ne  i32 %z_top_min_V_11, i32 0" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 1014 'icmp' 'tobool_i_i483' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1015 [1/1] (0.00ns)   --->   "%p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z_top_min_V_11, i32 31" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 1015 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1016 [1/1] (1.14ns)   --->   "%sub_i_i487 = sub i32 0, i32 %z_top_min_V_11" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 1016 'sub' 'sub_i_i487' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1017 [1/1] (0.28ns)   --->   "%tmp_V_26 = select i1 %p_Result_146, i32 %sub_i_i487, i32 %z_top_min_V_11" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 1017 'select' 'tmp_V_26' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 1018 [1/1] (0.00ns)   --->   "%m_75 = zext i32 %tmp_V_26" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 1018 'zext' 'm_75' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1019 [1/1] (0.46ns)   --->   "%br_ln1027 = br void" [PartitionAcceleratorHLS/src/system.cpp:1027]   --->   Operation 1019 'br' 'br_ln1027' <Predicate = true> <Delay = 0.46>

State 137 <SV = 62> <Delay = 0.73>
ST_137 : Operation 1020 [1/1] (0.00ns)   --->   "%i_15 = phi i3 0, void, i3 %add_ln1027, void %.split155_ifconv" [PartitionAcceleratorHLS/src/system.cpp:1027]   --->   Operation 1020 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1021 [1/1] (0.71ns)   --->   "%add_ln1027 = add i3 %i_15, i3 1" [PartitionAcceleratorHLS/src/system.cpp:1027]   --->   Operation 1021 'add' 'add_ln1027' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1022 [1/1] (0.56ns)   --->   "%icmp_ln1027 = icmp_eq  i3 %i_15, i3 4" [PartitionAcceleratorHLS/src/system.cpp:1027]   --->   Operation 1022 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1023 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027, void %.split155_ifconv, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333" [PartitionAcceleratorHLS/src/system.cpp:1027]   --->   Operation 1023 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1024 [1/1] (0.00ns)   --->   "%i_15_cast = zext i3 %i_15" [PartitionAcceleratorHLS/src/system.cpp:1027]   --->   Operation 1024 'zext' 'i_15_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_137 : Operation 1025 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_addr_2 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 %i_15_cast"   --->   Operation 1025 'getelementptr' 'new_z_i_atTop_V_addr_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_137 : Operation 1026 [2/2] (0.73ns)   --->   "%p_Val2_37 = load i3 %new_z_i_atTop_V_addr_2"   --->   Operation 1026 'load' 'p_Val2_37' <Predicate = (!icmp_ln1027)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_137 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln1033 = trunc i3 %i_15" [PartitionAcceleratorHLS/src/system.cpp:1033]   --->   Operation 1027 'trunc' 'trunc_ln1033' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 138 <SV = 63> <Delay = 1.87>
ST_138 : Operation 1028 [1/2] (0.73ns)   --->   "%p_Val2_37 = load i3 %new_z_i_atTop_V_addr_2"   --->   Operation 1028 'load' 'p_Val2_37' <Predicate = (!icmp_ln1027)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_138 : Operation 1029 [1/1] (0.00ns)   --->   "%p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_37, i32 31"   --->   Operation 1029 'bitselect' 'p_Result_142' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_138 : Operation 1030 [1/1] (1.14ns)   --->   "%tmp_V_17 = sub i32 0, i32 %p_Val2_37"   --->   Operation 1030 'sub' 'tmp_V_17' <Predicate = (!icmp_ln1027)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 64> <Delay = 7.26>
ST_139 : Operation 1031 [1/1] (0.80ns)   --->   "%icmp_ln935_6 = icmp_ne  i32 %p_Val2_37, i32 0"   --->   Operation 1031 'icmp' 'icmp_ln935_6' <Predicate = (!icmp_ln1027)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1032 [1/1] (0.28ns)   --->   "%m_76 = select i1 %p_Result_142, i32 %tmp_V_17, i32 %p_Val2_37"   --->   Operation 1032 'select' 'm_76' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1033 [1/1] (0.00ns)   --->   "%p_Result_143 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %m_76, i32 31, i32 0"   --->   Operation 1033 'partselect' 'p_Result_143' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1034 [1/1] (0.00ns)   --->   "%l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_143, i1 1"   --->   Operation 1034 'cttz' 'l_7' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1035 [1/1] (1.14ns)   --->   "%sub_ln944_6 = sub i32 32, i32 %l_7"   --->   Operation 1035 'sub' 'sub_ln944_6' <Predicate = (!icmp_ln1027)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1036 [1/1] (1.14ns)   --->   "%lsb_index_7 = add i32 %sub_ln944_6, i32 4294967272"   --->   Operation 1036 'add' 'lsb_index_7' <Predicate = (!icmp_ln1027)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_7, i32 1, i32 31"   --->   Operation 1037 'partselect' 'tmp_77' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1038 [1/1] (0.81ns)   --->   "%icmp_ln946_6 = icmp_sgt  i31 %tmp_77, i31 0"   --->   Operation 1038 'icmp' 'icmp_ln946_6' <Predicate = (!icmp_ln1027)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln947_6 = trunc i32 %sub_ln944_6"   --->   Operation 1039 'trunc' 'trunc_ln947_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1040 [1/1] (0.84ns)   --->   "%sub_ln947_6 = sub i6 57, i6 %trunc_ln947_6"   --->   Operation 1040 'sub' 'sub_ln947_6' <Predicate = (!icmp_ln1027)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%zext_ln947_6 = zext i6 %sub_ln947_6"   --->   Operation 1041 'zext' 'zext_ln947_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%lshr_ln947_6 = lshr i32 4294967295, i32 %zext_ln947_6"   --->   Operation 1042 'lshr' 'lshr_ln947_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%shl_ln949_6 = shl i32 1, i32 %lsb_index_7"   --->   Operation 1043 'shl' 'shl_ln949_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%or_ln949_15 = or i32 %lshr_ln947_6, i32 %shl_ln949_6"   --->   Operation 1044 'or' 'or_ln949_15' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_6)   --->   "%and_ln949_16 = and i32 %m_76, i32 %or_ln949_15"   --->   Operation 1045 'and' 'and_ln949_16' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1046 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_6 = icmp_ne  i32 %and_ln949_16, i32 0"   --->   Operation 1046 'icmp' 'icmp_ln949_6' <Predicate = (!icmp_ln1027)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_7, i32 31"   --->   Operation 1047 'bitselect' 'tmp_78' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%xor_ln949_6 = xor i1 %tmp_78, i1 1"   --->   Operation 1048 'xor' 'xor_ln949_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1049 [1/1] (0.00ns)   --->   "%p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %m_76, i32 %lsb_index_7"   --->   Operation 1049 'bitselect' 'p_Result_144' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1050 [1/1] (0.80ns)   --->   "%icmp_ln958_6 = icmp_sgt  i32 %lsb_index_7, i32 0"   --->   Operation 1050 'icmp' 'icmp_ln958_6' <Predicate = (!icmp_ln1027)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%and_ln949_17 = and i1 %p_Result_144, i1 %xor_ln949_6"   --->   Operation 1051 'and' 'and_ln949_17' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln959_14 = zext i32 %m_76"   --->   Operation 1052 'zext' 'zext_ln959_14' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1053 [1/1] (1.14ns)   --->   "%sub_ln959_6 = sub i32 25, i32 %sub_ln944_6"   --->   Operation 1053 'sub' 'sub_ln959_6' <Predicate = (!icmp_ln1027)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node m_52)   --->   "%zext_ln959_8 = zext i32 %sub_ln959_6"   --->   Operation 1054 'zext' 'zext_ln959_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node m_52)   --->   "%shl_ln959_6 = shl i64 %zext_ln959_14, i64 %zext_ln959_8"   --->   Operation 1055 'shl' 'shl_ln959_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_13)   --->   "%select_ln946_6 = select i1 %icmp_ln946_6, i1 %icmp_ln949_6, i1 %p_Result_144"   --->   Operation 1056 'select' 'select_ln946_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1057 [1/1] (1.14ns)   --->   "%add_ln958_6 = add i32 %sub_ln944_6, i32 4294967271"   --->   Operation 1057 'add' 'add_ln958_6' <Predicate = (!icmp_ln1027)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node m_52)   --->   "%zext_ln958_6 = zext i32 %add_ln958_6"   --->   Operation 1058 'zext' 'zext_ln958_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node m_52)   --->   "%lshr_ln958_6 = lshr i64 %zext_ln959_14, i64 %zext_ln958_6"   --->   Operation 1059 'lshr' 'lshr_ln958_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1060 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_13 = select i1 %icmp_ln958_6, i1 %select_ln946_6, i1 %and_ln949_17"   --->   Operation 1060 'select' 'select_ln958_13' <Predicate = (!icmp_ln1027)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node m_52)   --->   "%m_51 = select i1 %icmp_ln958_6, i64 %lshr_ln958_6, i64 %shl_ln959_6"   --->   Operation 1061 'select' 'm_51' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node m_52)   --->   "%zext_ln961_6 = zext i1 %select_ln958_13"   --->   Operation 1062 'zext' 'zext_ln961_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1063 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_52 = add i64 %m_51, i64 %zext_ln961_6"   --->   Operation 1063 'add' 'm_52' <Predicate = (!icmp_ln1027)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1064 [1/1] (0.00ns)   --->   "%m_77 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_52, i32 1, i32 63"   --->   Operation 1064 'partselect' 'm_77' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln962_6 = zext i63 %m_77"   --->   Operation 1065 'zext' 'zext_ln962_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1066 [1/1] (0.00ns)   --->   "%p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_52, i32 25"   --->   Operation 1066 'bitselect' 'p_Result_80' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1067 [1/1] (0.40ns)   --->   "%select_ln943_6 = select i1 %p_Result_80, i8 127, i8 126"   --->   Operation 1067 'select' 'select_ln943_6' <Predicate = (!icmp_ln1027)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln943_6 = trunc i32 %l_7"   --->   Operation 1068 'trunc' 'trunc_ln943_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_6 = sub i8 12, i8 %trunc_ln943_6"   --->   Operation 1069 'sub' 'sub_ln964_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_139 : Operation 1070 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_6 = add i8 %sub_ln964_6, i8 %select_ln943_6"   --->   Operation 1070 'add' 'add_ln964_6' <Predicate = (!icmp_ln1027)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_139 : Operation 1071 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_142, i8 %add_ln964_6"   --->   Operation 1071 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1072 [1/1] (0.00ns)   --->   "%p_Result_145 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_6, i9 %tmp_6, i32 23, i32 31"   --->   Operation 1072 'partset' 'p_Result_145' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1073 [1/1] (0.00ns)   --->   "%LD_9 = trunc i64 %p_Result_145"   --->   Operation 1073 'trunc' 'LD_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1074 [1/1] (0.00ns)   --->   "%bitcast_ln744_5 = bitcast i32 %LD_9"   --->   Operation 1074 'bitcast' 'bitcast_ln744_5' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_139 : Operation 1075 [1/1] (0.28ns)   --->   "%select_ln935_3 = select i1 %icmp_ln935_6, i32 %bitcast_ln744_5, i32 0"   --->   Operation 1075 'select' 'select_ln935_3' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_147 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_26, i32 31, i32 0"   --->   Operation 1076 'partselect' 'p_Result_147' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1077 [1/1] (0.00ns)   --->   "%l_8 = cttz i32 @llvm.cttz.i32, i32 %p_Result_147, i1 1"   --->   Operation 1077 'cttz' 'l_8' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1078 [1/1] (1.14ns)   --->   "%sub_ln944_7 = sub i32 32, i32 %l_8"   --->   Operation 1078 'sub' 'sub_ln944_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1079 [1/1] (1.14ns)   --->   "%lsb_index_8 = add i32 %sub_ln944_7, i32 4294967272"   --->   Operation 1079 'add' 'lsb_index_8' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_8, i32 1, i32 31"   --->   Operation 1080 'partselect' 'tmp_80' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1081 [1/1] (0.81ns)   --->   "%icmp_ln946_7 = icmp_sgt  i31 %tmp_80, i31 0"   --->   Operation 1081 'icmp' 'icmp_ln946_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln947_7 = trunc i32 %sub_ln944_7"   --->   Operation 1082 'trunc' 'trunc_ln947_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1083 [1/1] (0.84ns)   --->   "%sub_ln947_7 = sub i6 57, i6 %trunc_ln947_7"   --->   Operation 1083 'sub' 'sub_ln947_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%zext_ln947_7 = zext i6 %sub_ln947_7"   --->   Operation 1084 'zext' 'zext_ln947_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%lshr_ln947_7 = lshr i32 4294967295, i32 %zext_ln947_7"   --->   Operation 1085 'lshr' 'lshr_ln947_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%shl_ln949_7 = shl i32 1, i32 %lsb_index_8"   --->   Operation 1086 'shl' 'shl_ln949_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%or_ln949_16 = or i32 %lshr_ln947_7, i32 %shl_ln949_7"   --->   Operation 1087 'or' 'or_ln949_16' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_7)   --->   "%and_ln949_22 = and i32 %tmp_V_26, i32 %or_ln949_16"   --->   Operation 1088 'and' 'and_ln949_22' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1089 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_7 = icmp_ne  i32 %and_ln949_22, i32 0"   --->   Operation 1089 'icmp' 'icmp_ln949_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_8, i32 31"   --->   Operation 1090 'bitselect' 'tmp_81' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%xor_ln949_7 = xor i1 %tmp_81, i1 1"   --->   Operation 1091 'xor' 'xor_ln949_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1092 [1/1] (0.00ns)   --->   "%p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_26, i32 %lsb_index_8"   --->   Operation 1092 'bitselect' 'p_Result_148' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1093 [1/1] (0.80ns)   --->   "%icmp_ln958_7 = icmp_sgt  i32 %lsb_index_8, i32 0"   --->   Operation 1093 'icmp' 'icmp_ln958_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%and_ln949_18 = and i1 %p_Result_148, i1 %xor_ln949_7"   --->   Operation 1094 'and' 'and_ln949_18' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1095 [1/1] (1.14ns)   --->   "%sub_ln959_7 = sub i32 25, i32 %sub_ln944_7"   --->   Operation 1095 'sub' 'sub_ln959_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node m_56)   --->   "%zext_ln959_9 = zext i32 %sub_ln959_7"   --->   Operation 1096 'zext' 'zext_ln959_9' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node m_56)   --->   "%shl_ln959_7 = shl i64 %m_75, i64 %zext_ln959_9"   --->   Operation 1097 'shl' 'shl_ln959_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln958_15)   --->   "%select_ln946_7 = select i1 %icmp_ln946_7, i1 %icmp_ln949_7, i1 %p_Result_148"   --->   Operation 1098 'select' 'select_ln946_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1099 [1/1] (1.14ns)   --->   "%add_ln958_7 = add i32 %sub_ln944_7, i32 4294967271"   --->   Operation 1099 'add' 'add_ln958_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node m_56)   --->   "%zext_ln958_7 = zext i32 %add_ln958_7"   --->   Operation 1100 'zext' 'zext_ln958_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node m_56)   --->   "%lshr_ln958_7 = lshr i64 %m_75, i64 %zext_ln958_7"   --->   Operation 1101 'lshr' 'lshr_ln958_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1102 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln958_15 = select i1 %icmp_ln958_7, i1 %select_ln946_7, i1 %and_ln949_18"   --->   Operation 1102 'select' 'select_ln958_15' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node m_56)   --->   "%m_55 = select i1 %icmp_ln958_7, i64 %lshr_ln958_7, i64 %shl_ln959_7"   --->   Operation 1103 'select' 'm_55' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node m_56)   --->   "%zext_ln961_7 = zext i1 %select_ln958_15"   --->   Operation 1104 'zext' 'zext_ln961_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1105 [1/1] (1.36ns) (out node of the LUT)   --->   "%m_56 = add i64 %m_55, i64 %zext_ln961_7"   --->   Operation 1105 'add' 'm_56' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1106 [1/1] (0.00ns)   --->   "%m_78 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_56, i32 1, i32 63"   --->   Operation 1106 'partselect' 'm_78' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln962_7 = zext i63 %m_78"   --->   Operation 1107 'zext' 'zext_ln962_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1108 [1/1] (0.00ns)   --->   "%p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_56, i32 25"   --->   Operation 1108 'bitselect' 'p_Result_85' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1109 [1/1] (0.40ns)   --->   "%select_ln943_7 = select i1 %p_Result_85, i8 127, i8 126"   --->   Operation 1109 'select' 'select_ln943_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_139 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln943_7 = trunc i32 %l_8"   --->   Operation 1110 'trunc' 'trunc_ln943_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_7 = sub i8 12, i8 %trunc_ln943_7"   --->   Operation 1111 'sub' 'sub_ln964_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_139 : Operation 1112 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_7 = add i8 %sub_ln964_7, i8 %select_ln943_7"   --->   Operation 1112 'add' 'add_ln964_7' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_139 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_146, i8 %add_ln964_7"   --->   Operation 1113 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1114 [1/1] (0.00ns)   --->   "%p_Result_149 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln962_7, i9 %tmp_8, i32 23, i32 31"   --->   Operation 1114 'partset' 'p_Result_149' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1115 [1/1] (0.00ns)   --->   "%LD_10 = trunc i64 %p_Result_149"   --->   Operation 1115 'trunc' 'LD_10' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1116 [1/1] (0.00ns)   --->   "%bitcast_ln744_6 = bitcast i32 %LD_10"   --->   Operation 1116 'bitcast' 'bitcast_ln744_6' <Predicate = (!icmp_ln1027 & tobool_i_i483)> <Delay = 0.00>
ST_139 : Operation 1117 [1/1] (0.28ns)   --->   "%retval_0_i_i545 = select i1 %tobool_i_i483, i32 %bitcast_ln744_6, i32 0" [PartitionAcceleratorHLS/src/system.cpp:672]   --->   Operation 1117 'select' 'retval_0_i_i545' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 140 <SV = 65> <Delay = 7.29>
ST_140 : Operation 1118 [3/3] (7.29ns)   --->   "%dc = fsub i32 %select_ln935_3, i32 %retval_0_i_i545" [PartitionAcceleratorHLS/src/system.cpp:1028]   --->   Operation 1118 'fsub' 'dc' <Predicate = (!icmp_ln1027)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 66> <Delay = 7.29>
ST_141 : Operation 1119 [2/3] (7.29ns)   --->   "%dc = fsub i32 %select_ln935_3, i32 %retval_0_i_i545" [PartitionAcceleratorHLS/src/system.cpp:1028]   --->   Operation 1119 'fsub' 'dc' <Predicate = (!icmp_ln1027)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 67> <Delay = 7.29>
ST_142 : Operation 1120 [1/3] (7.29ns)   --->   "%dc = fsub i32 %select_ln935_3, i32 %retval_0_i_i545" [PartitionAcceleratorHLS/src/system.cpp:1028]   --->   Operation 1120 'fsub' 'dc' <Predicate = (!icmp_ln1027)> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1121 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 1121 'bitcast' 'data_V' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_142 : Operation 1122 [1/1] (0.00ns)   --->   "%p_Result_150 = trunc i32 %data_V"   --->   Operation 1122 'trunc' 'p_Result_150' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 143 <SV = 68> <Delay = 1.67>
ST_143 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i31 %p_Result_150"   --->   Operation 1123 'zext' 'zext_ln368_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_143 : Operation 1124 [1/1] (0.00ns)   --->   "%bitcast_ln351_2 = bitcast i32 %zext_ln368_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351]   --->   Operation 1124 'bitcast' 'bitcast_ln351_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_143 : Operation 1125 [2/2] (1.67ns)   --->   "%d_1 = fpext i32 %bitcast_ln351_2"   --->   Operation 1125 'fpext' 'd_1' <Predicate = (!icmp_ln1027)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 144 <SV = 69> <Delay = 2.81>
ST_144 : Operation 1126 [1/2] (1.67ns)   --->   "%d_1 = fpext i32 %bitcast_ln351_2"   --->   Operation 1126 'fpext' 'd_1' <Predicate = (!icmp_ln1027)> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_144 : Operation 1127 [1/1] (0.00ns)   --->   "%ireg_3 = bitcast i64 %d_1"   --->   Operation 1127 'bitcast' 'ireg_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_144 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln555_3 = trunc i64 %ireg_3"   --->   Operation 1128 'trunc' 'trunc_ln555_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_144 : Operation 1129 [1/1] (0.00ns)   --->   "%p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_3, i32 63"   --->   Operation 1129 'bitselect' 'p_Result_151' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_144 : Operation 1130 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_3, i32 52, i32 62"   --->   Operation 1130 'partselect' 'exp_tmp_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_144 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i64 %ireg_3"   --->   Operation 1131 'trunc' 'trunc_ln565_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_144 : Operation 1132 [1/1] (1.14ns)   --->   "%icmp_ln571_3 = icmp_eq  i63 %trunc_ln555_3, i63 0"   --->   Operation 1132 'icmp' 'icmp_ln571_3' <Predicate = (!icmp_ln1027)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 70> <Delay = 7.19>
ST_145 : Operation 1133 [1/1] (0.00ns)   --->   "%layerWithSmallestShift = phi i32 0, void, i32 %layerWithSmallestShift_2, void %.split155_ifconv"   --->   Operation 1133 'phi' 'layerWithSmallestShift' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1134 [1/1] (0.00ns)   --->   "%layerSMin_V = phi i32 2146435072, void, i32 %layerSMin_V_2, void %.split155_ifconv"   --->   Operation 1134 'phi' 'layerSMin_V' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1136 [1/1] (0.00ns)   --->   "%empty_271 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 1136 'speclooptripcount' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1137 [1/1] (0.00ns)   --->   "%specloopname_ln1025 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [PartitionAcceleratorHLS/src/system.cpp:1025]   --->   Operation 1137 'specloopname' 'specloopname_ln1025' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln455_3 = zext i11 %exp_tmp_3"   --->   Operation 1138 'zext' 'zext_ln455_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1139 [1/1] (0.00ns)   --->   "%p_Result_152 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565_3"   --->   Operation 1139 'bitconcatenate' 'p_Result_152' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1140 [1/1] (0.00ns)   --->   "%zext_ln569_3 = zext i53 %p_Result_152"   --->   Operation 1140 'zext' 'zext_ln569_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1141 [1/1] (1.31ns)   --->   "%man_V_14 = sub i54 0, i54 %zext_ln569_3"   --->   Operation 1141 'sub' 'man_V_14' <Predicate = (!icmp_ln1027 & p_Result_151)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1142 [1/1] (0.33ns)   --->   "%man_V_15 = select i1 %p_Result_151, i54 %man_V_14, i54 %zext_ln569_3"   --->   Operation 1142 'select' 'man_V_15' <Predicate = (!icmp_ln1027)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1143 [1/1] (0.99ns)   --->   "%F2_3 = sub i12 1075, i12 %zext_ln455_3"   --->   Operation 1143 'sub' 'F2_3' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1144 [1/1] (0.82ns)   --->   "%icmp_ln581_3 = icmp_sgt  i12 %F2_3, i12 20"   --->   Operation 1144 'icmp' 'icmp_ln581_3' <Predicate = (!icmp_ln1027)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1145 [1/1] (0.99ns)   --->   "%add_ln581_3 = add i12 %F2_3, i12 4076"   --->   Operation 1145 'add' 'add_ln581_3' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1146 [1/1] (0.99ns)   --->   "%sub_ln581_3 = sub i12 20, i12 %F2_3"   --->   Operation 1146 'sub' 'sub_ln581_3' <Predicate = (!icmp_ln1027)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1147 [1/1] (0.36ns)   --->   "%sh_amt_3 = select i1 %icmp_ln581_3, i12 %add_ln581_3, i12 %sub_ln581_3"   --->   Operation 1147 'select' 'sh_amt_3' <Predicate = (!icmp_ln1027)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_3 = sext i12 %sh_amt_3"   --->   Operation 1148 'sext' 'sext_ln581_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1149 [1/1] (0.82ns)   --->   "%icmp_ln582_3 = icmp_eq  i12 %F2_3, i12 20"   --->   Operation 1149 'icmp' 'icmp_ln582_3' <Predicate = (!icmp_ln1027)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln583_3 = trunc i54 %man_V_15"   --->   Operation 1150 'trunc' 'trunc_ln583_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1151 [1/1] (0.82ns)   --->   "%icmp_ln585_3 = icmp_ult  i12 %sh_amt_3, i12 54"   --->   Operation 1151 'icmp' 'icmp_ln585_3' <Predicate = (!icmp_ln1027)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt_3, i32 5, i32 11"   --->   Operation 1152 'partselect' 'tmp_91' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1153 [1/1] (0.71ns)   --->   "%icmp_ln603_3 = icmp_eq  i7 %tmp_91, i7 0"   --->   Operation 1153 'icmp' 'icmp_ln603_3' <Predicate = (!icmp_ln1027)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586_8 = trunc i12 %sh_amt_3"   --->   Operation 1154 'trunc' 'trunc_ln586_8' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%zext_ln586_3 = zext i6 %trunc_ln586_8"   --->   Operation 1155 'zext' 'zext_ln586_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%ashr_ln586_3 = ashr i54 %man_V_15, i54 %zext_ln586_3"   --->   Operation 1156 'ashr' 'ashr_ln586_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%trunc_ln586_9 = trunc i54 %ashr_ln586_3"   --->   Operation 1157 'trunc' 'trunc_ln586_9' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604_3 = shl i32 %trunc_ln583_3, i32 %sext_ln581_3"   --->   Operation 1158 'shl' 'shl_ln604_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%xor_ln571_2 = xor i1 %icmp_ln571_3, i1 1"   --->   Operation 1159 'xor' 'xor_ln571_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node select_ln582)   --->   "%and_ln582_3 = and i1 %icmp_ln582_3, i1 %xor_ln571_2"   --->   Operation 1160 'and' 'and_ln582_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1161 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln582 = select i1 %and_ln582_3, i32 %trunc_ln583_3, i32 0"   --->   Operation 1161 'select' 'select_ln582' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1162 [1/1] (0.14ns)   --->   "%or_ln582_2 = or i1 %icmp_ln571_3, i1 %icmp_ln582_3"   --->   Operation 1162 'or' 'or_ln582_2' <Predicate = (!icmp_ln1027)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node and_ln581_2)   --->   "%xor_ln582_2 = xor i1 %or_ln582_2, i1 1"   --->   Operation 1163 'xor' 'xor_ln582_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1164 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln581_2 = and i1 %icmp_ln581_3, i1 %xor_ln582_2"   --->   Operation 1164 'and' 'and_ln581_2' <Predicate = (!icmp_ln1027)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585_3 = and i1 %and_ln581_2, i1 %icmp_ln585_3"   --->   Operation 1165 'and' 'and_ln585_3' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1166 [1/1] (1.35ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585_3, i32 %trunc_ln586_9, i32 %select_ln582"   --->   Operation 1166 'select' 'select_ln585' <Predicate = (!icmp_ln1027)> <Delay = 1.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%or_ln581_2 = or i1 %or_ln582_2, i1 %icmp_ln581_3"   --->   Operation 1167 'or' 'or_ln581_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node and_ln603_3)   --->   "%xor_ln581_2 = xor i1 %or_ln581_2, i1 1"   --->   Operation 1168 'xor' 'xor_ln581_2' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1169 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln603_3 = and i1 %icmp_ln603_3, i1 %xor_ln581_2"   --->   Operation 1169 'and' 'and_ln603_3' <Predicate = (!icmp_ln1027)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1170 [1/1] (1.27ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603_3, i32 %shl_ln604_3, i32 %select_ln585"   --->   Operation 1170 'select' 'select_ln603' <Predicate = (!icmp_ln1027)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node layerSMin_V_1)   --->   "%xor_ln585 = xor i1 %icmp_ln585_3, i1 1"   --->   Operation 1171 'xor' 'xor_ln585' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node layerSMin_V_1)   --->   "%and_ln585_4 = and i1 %and_ln581_2, i1 %xor_ln585"   --->   Operation 1172 'and' 'and_ln585_4' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node layerSMin_V_1)   --->   "%or_ln585 = or i1 %and_ln585_4, i1 %icmp_ln571_3"   --->   Operation 1173 'or' 'or_ln585' <Predicate = (!icmp_ln1027)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1174 [1/1] (0.28ns) (out node of the LUT)   --->   "%layerSMin_V_1 = select i1 %or_ln585, i32 0, i32 %select_ln603"   --->   Operation 1174 'select' 'layerSMin_V_1' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1175 [1/1] (0.80ns)   --->   "%icmp_ln1495_9 = icmp_slt  i32 %layerSMin_V_1, i32 %layerSMin_V"   --->   Operation 1175 'icmp' 'icmp_ln1495_9' <Predicate = (!icmp_ln1027)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln1033 = zext i2 %trunc_ln1033" [PartitionAcceleratorHLS/src/system.cpp:1033]   --->   Operation 1176 'zext' 'zext_ln1033' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_145 : Operation 1177 [1/1] (0.28ns)   --->   "%layerSMin_V_2 = select i1 %icmp_ln1495_9, i32 %layerSMin_V_1, i32 %layerSMin_V"   --->   Operation 1177 'select' 'layerSMin_V_2' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1178 [1/1] (0.28ns)   --->   "%layerWithSmallestShift_2 = select i1 %icmp_ln1495_9, i32 %zext_ln1033, i32 %layerWithSmallestShift"   --->   Operation 1178 'select' 'layerWithSmallestShift_2' <Predicate = (!icmp_ln1027)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1179 'br' 'br_ln0' <Predicate = (!icmp_ln1027)> <Delay = 0.00>

State 146 <SV = 71> <Delay = 1.17>
ST_146 : Operation 1180 [1/1] (0.80ns)   --->   "%icmp_ln200 = icmp_slt  i32 %x, i32 %current_z_top_index_V_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200]   --->   Operation 1180 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln985 = trunc i32 %current_z_top_index_V_5" [PartitionAcceleratorHLS/src/system.cpp:985]   --->   Operation 1181 'trunc' 'trunc_ln985' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1182 [1/1] (0.36ns)   --->   "%select_ln985 = select i1 %icmp_ln200, i12 %add_ln985, i12 %trunc_ln985" [PartitionAcceleratorHLS/src/system.cpp:985]   --->   Operation 1182 'select' 'select_ln985' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln1048 = zext i32 %layerWithSmallestShift" [PartitionAcceleratorHLS/src/system.cpp:1048]   --->   Operation 1183 'zext' 'zext_ln1048' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1184 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_addr_1 = getelementptr i32 %new_z_i_atTop_V, i64 0, i64 %zext_ln1048" [PartitionAcceleratorHLS/src/system.cpp:1048]   --->   Operation 1184 'getelementptr' 'new_z_i_atTop_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1185 [2/2] (0.73ns)   --->   "%z_top_min_V_12 = load i3 %new_z_i_atTop_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:1048]   --->   Operation 1185 'load' 'z_top_min_V_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 147 <SV = 72> <Delay = 3.30>
ST_147 : Operation 1186 [1/2] (0.73ns)   --->   "%z_top_min_V_12 = load i3 %new_z_i_atTop_V_addr_1" [PartitionAcceleratorHLS/src/system.cpp:1048]   --->   Operation 1186 'load' 'z_top_min_V_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_147 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i32 %z_top_min_V_12"   --->   Operation 1187 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1188 [1/1] (1.14ns)   --->   "%ret_V_26 = sub i33 %sext_ln703_6, i33 %sext_ln703_12"   --->   Operation 1188 'sub' 'ret_V_26' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i33 %ret_V_26"   --->   Operation 1189 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1190 [1/1] (0.80ns)   --->   "%icmp_ln935_5 = icmp_eq  i32 %z_top_min_V_12, i32 %z_top_min_V_11"   --->   Operation 1190 'icmp' 'icmp_ln935_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1191 [1/1] (0.46ns)   --->   "%br_ln935 = br i1 %icmp_ln935_5, void %_ifconv, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319"   --->   Operation 1191 'br' 'br_ln935' <Predicate = true> <Delay = 0.46>
ST_147 : Operation 1192 [1/1] (0.00ns)   --->   "%p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_26, i32 32"   --->   Operation 1192 'bitselect' 'p_Result_153' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_147 : Operation 1193 [1/1] (1.14ns)   --->   "%tmp_V_20 = sub i32 0, i32 %trunc_ln1193"   --->   Operation 1193 'sub' 'tmp_V_20' <Predicate = (!icmp_ln935_5)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1194 [1/1] (0.28ns)   --->   "%tmp_V_27 = select i1 %p_Result_153, i32 %tmp_V_20, i32 %trunc_ln1193"   --->   Operation 1194 'select' 'tmp_V_27' <Predicate = (!icmp_ln935_5)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 148 <SV = 73> <Delay = 6.61>
ST_148 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln937 = zext i32 %tmp_V_27"   --->   Operation 1195 'zext' 'zext_ln937' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1196 [1/1] (0.00ns)   --->   "%p_Result_91 = partselect i33 @llvm.part.select.i33, i33 %zext_ln937, i32 32, i32 0"   --->   Operation 1196 'partselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1197 [1/1] (0.00ns)   --->   "%p_Result_154 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 2147483647, i33 %p_Result_91"   --->   Operation 1197 'bitconcatenate' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1198 [1/1] (0.00ns)   --->   "%tmp_1 = cttz i64 @llvm.cttz.i64, i64 %p_Result_154, i1 1"   --->   Operation 1198 'cttz' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1199 [1/1] (0.00ns)   --->   "%l_9 = trunc i64 %tmp_1"   --->   Operation 1199 'trunc' 'l_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1200 [1/1] (1.14ns)   --->   "%sub_ln944_8 = sub i32 33, i32 %l_9"   --->   Operation 1200 'sub' 'sub_ln944_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1201 [1/1] (1.14ns)   --->   "%lsb_index_9 = add i32 %sub_ln944_8, i32 4294967272"   --->   Operation 1201 'add' 'lsb_index_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_9, i32 1, i32 31"   --->   Operation 1202 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1203 [1/1] (0.81ns)   --->   "%icmp_ln946_8 = icmp_sgt  i31 %tmp_93, i31 0"   --->   Operation 1203 'icmp' 'icmp_ln946_8' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln947_8 = trunc i32 %sub_ln944_8"   --->   Operation 1204 'trunc' 'trunc_ln947_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1205 [1/1] (0.84ns)   --->   "%sub_ln947_8 = sub i6 58, i6 %trunc_ln947_8"   --->   Operation 1205 'sub' 'sub_ln947_8' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%zext_ln947_8 = zext i6 %sub_ln947_8"   --->   Operation 1206 'zext' 'zext_ln947_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%lshr_ln947_8 = lshr i33 8589934591, i33 %zext_ln947_8"   --->   Operation 1207 'lshr' 'lshr_ln947_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%p_Result_93 = and i33 %zext_ln937, i33 %lshr_ln947_8"   --->   Operation 1208 'and' 'p_Result_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%zext_ln949 = zext i32 %lsb_index_9"   --->   Operation 1209 'zext' 'zext_ln949' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%shl_ln949_8 = shl i33 1, i33 %zext_ln949"   --->   Operation 1210 'shl' 'shl_ln949_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%trunc_ln949 = trunc i33 %shl_ln949_8"   --->   Operation 1211 'trunc' 'trunc_ln949' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%and_ln949_8 = and i32 %trunc_ln949, i32 %tmp_V_27"   --->   Operation 1212 'and' 'and_ln949_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%trunc_ln949_1 = trunc i33 %p_Result_93"   --->   Operation 1213 'trunc' 'trunc_ln949_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%or_ln949_9 = or i32 %trunc_ln949_1, i32 %and_ln949_8"   --->   Operation 1214 'or' 'or_ln949_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_8)   --->   "%or_ln949_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %or_ln949_9"   --->   Operation 1215 'bitconcatenate' 'or_ln949_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1216 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_8 = icmp_ne  i33 %or_ln949_8, i33 0"   --->   Operation 1216 'icmp' 'icmp_ln949_8' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_9, i32 31"   --->   Operation 1217 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%xor_ln949_8 = xor i1 %tmp_94, i1 1"   --->   Operation 1218 'xor' 'xor_ln949_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1219 [1/1] (0.00ns)   --->   "%p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %zext_ln937, i32 %lsb_index_9"   --->   Operation 1219 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1220 [1/1] (0.80ns)   --->   "%icmp_ln954 = icmp_sgt  i32 %lsb_index_9, i32 0"   --->   Operation 1220 'icmp' 'icmp_ln954' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%and_ln949_19 = and i1 %p_Result_155, i1 %xor_ln949_8"   --->   Operation 1221 'and' 'and_ln949_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1222 [1/1] (1.14ns)   --->   "%sub_ln955 = sub i32 25, i32 %sub_ln944_8"   --->   Operation 1222 'sub' 'sub_ln955' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln955 = zext i32 %sub_ln955"   --->   Operation 1223 'zext' 'zext_ln955' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%shl_ln955 = shl i33 %zext_ln937, i33 %zext_ln955"   --->   Operation 1224 'shl' 'shl_ln955' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln954)   --->   "%select_ln946_8 = select i1 %icmp_ln946_8, i1 %icmp_ln949_8, i1 %p_Result_155"   --->   Operation 1225 'select' 'select_ln946_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 1226 [1/1] (1.14ns)   --->   "%add_ln954 = add i32 %sub_ln944_8, i32 4294967271"   --->   Operation 1226 'add' 'add_ln954' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln954 = zext i32 %add_ln954"   --->   Operation 1227 'zext' 'zext_ln954' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%lshr_ln954 = lshr i33 %zext_ln937, i33 %zext_ln954"   --->   Operation 1228 'lshr' 'lshr_ln954' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1229 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln954 = select i1 %icmp_ln954, i1 %select_ln946_8, i1 %and_ln949_19"   --->   Operation 1229 'select' 'select_ln954' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%m_58 = select i1 %icmp_ln954, i33 %lshr_ln954, i33 %shl_ln955"   --->   Operation 1230 'select' 'm_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln951 = zext i33 %m_58"   --->   Operation 1231 'zext' 'zext_ln951' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node m_59)   --->   "%zext_ln961_8 = zext i1 %select_ln954"   --->   Operation 1232 'zext' 'zext_ln961_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1233 [1/1] (1.27ns) (out node of the LUT)   --->   "%m_59 = add i34 %zext_ln951, i34 %zext_ln961_8"   --->   Operation 1233 'add' 'm_59' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1234 [1/1] (0.00ns)   --->   "%m_9 = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %m_59, i32 1, i32 33"   --->   Operation 1234 'partselect' 'm_9' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln951_1 = zext i33 %m_9"   --->   Operation 1235 'zext' 'zext_ln951_1' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1236 [1/1] (0.00ns)   --->   "%p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %m_59, i32 25"   --->   Operation 1236 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1237 [1/1] (0.40ns)   --->   "%select_ln943_8 = select i1 %p_Result_95, i8 127, i8 126"   --->   Operation 1237 'select' 'select_ln943_8' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln943_8 = trunc i64 %tmp_1"   --->   Operation 1238 'trunc' 'trunc_ln943_8' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_8 = sub i8 13, i8 %trunc_ln943_8"   --->   Operation 1239 'sub' 'sub_ln964_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_148 : Operation 1240 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_8 = add i8 %sub_ln964_8, i8 %select_ln943_8"   --->   Operation 1240 'add' 'add_ln964_8' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_148 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_153, i8 %add_ln964_8"   --->   Operation 1241 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1242 [1/1] (0.00ns)   --->   "%p_Result_156 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_1, i9 %tmp_10, i32 23, i32 31"   --->   Operation 1242 'partset' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1243 [1/1] (0.00ns)   --->   "%LD_12 = trunc i64 %p_Result_156"   --->   Operation 1243 'trunc' 'LD_12' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1244 [1/1] (0.00ns)   --->   "%bitcast_ln744_7 = bitcast i32 %LD_12"   --->   Operation 1244 'bitcast' 'bitcast_ln744_7' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1245 [1/1] (0.46ns)   --->   "%br_ln971 = br void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319"   --->   Operation 1245 'br' 'br_ln971' <Predicate = true> <Delay = 0.46>

State 149 <SV = 74> <Delay = 1.67>
ST_149 : Operation 1246 [1/1] (0.00ns)   --->   "%dc_1 = phi i32 %bitcast_ln744_7, void %_ifconv, i32 0, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i333"   --->   Operation 1246 'phi' 'dc_1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1247 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 1247 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1248 [1/1] (0.00ns)   --->   "%p_Result_157 = trunc i32 %data_V_2"   --->   Operation 1248 'trunc' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_157"   --->   Operation 1249 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1250 [1/1] (0.00ns)   --->   "%bitcast_ln351 = bitcast i32 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351]   --->   Operation 1250 'bitcast' 'bitcast_ln351' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1251 [2/2] (1.67ns)   --->   "%conv1 = fpext i32 %bitcast_ln351" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1251 'fpext' 'conv1' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 75> <Delay = 3.73>
ST_150 : Operation 1252 [1/2] (1.67ns)   --->   "%conv1 = fpext i32 %bitcast_ln351" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1252 'fpext' 'conv1' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_150 : Operation 1253 [1/1] (0.00ns)   --->   "%bitcast_ln1050 = bitcast i64 %conv1" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1253 'bitcast' 'bitcast_ln1050' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1254 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1050, i32 52, i32 62" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1254 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln1050 = trunc i64 %bitcast_ln1050" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1255 'trunc' 'trunc_ln1050' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1256 [1/1] (0.79ns)   --->   "%icmp_ln1050 = icmp_ne  i11 %tmp_22, i11 2047" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1256 'icmp' 'icmp_ln1050' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1257 [1/1] (1.13ns)   --->   "%icmp_ln1050_1 = icmp_eq  i52 %trunc_ln1050, i52 0" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1257 'icmp' 'icmp_ln1050_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1258 [2/2] (2.05ns)   --->   "%tmp_23 = fcmp_olt  i64 %conv1, i64 1e-06" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1258 'dcmp' 'tmp_23' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 76> <Delay = 2.66>
ST_151 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node and_ln1050)   --->   "%or_ln1050 = or i1 %icmp_ln1050_1, i1 %icmp_ln1050" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1259 'or' 'or_ln1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1260 [1/2] (2.05ns)   --->   "%tmp_23 = fcmp_olt  i64 %conv1, i64 1e-06" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1260 'dcmp' 'tmp_23' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1261 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1050 = and i1 %or_ln1050, i1 %tmp_23" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1261 'and' 'and_ln1050' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1262 [1/1] (0.46ns)   --->   "%br_ln1050 = br i1 %and_ln1050, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216, void" [PartitionAcceleratorHLS/src/system.cpp:1050]   --->   Operation 1262 'br' 'br_ln1050' <Predicate = true> <Delay = 0.46>
ST_151 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i12.i32.i32, i12 %select_ln985, i32 9, i32 11" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1263 'partselect' 'trunc_ln2' <Predicate = (and_ln1050)> <Delay = 0.00>
ST_151 : Operation 1264 [1/1] (0.14ns)   --->   "%xor_ln1052 = xor i3 %trunc_ln2, i3 4" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1264 'xor' 'xor_ln1052' <Predicate = (and_ln1050)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1265 [1/1] (0.00ns)   --->   "%trunc_ln1052 = trunc i12 %select_ln985" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1265 'trunc' 'trunc_ln1052' <Predicate = (and_ln1050)> <Delay = 0.00>
ST_151 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %xor_ln1052, i9 %trunc_ln1052" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1266 'bitconcatenate' 'tmp_89' <Predicate = (and_ln1050)> <Delay = 0.00>
ST_151 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln1052 = zext i12 %tmp_89" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1267 'zext' 'zext_ln1052' <Predicate = (and_ln1050)> <Delay = 0.00>
ST_151 : Operation 1268 [1/1] (0.00ns)   --->   "%points_addr_49 = getelementptr i128 %points, i64 0, i64 %zext_ln1052" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1268 'getelementptr' 'points_addr_49' <Predicate = (and_ln1050)> <Delay = 0.00>
ST_151 : Operation 1269 [2/2] (1.29ns)   --->   "%points_load_49 = load i12 %points_addr_49" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1269 'load' 'points_load_49' <Predicate = (and_ln1050)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 152 <SV = 77> <Delay = 1.29>
ST_152 : Operation 1270 [1/2] (1.29ns)   --->   "%points_load_49 = load i12 %points_addr_49" [PartitionAcceleratorHLS/src/system.cpp:1052]   --->   Operation 1270 'load' 'points_load_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_152 : Operation 1271 [1/1] (0.00ns)   --->   "%z_bits_1 = trunc i128 %points_load_49"   --->   Operation 1271 'trunc' 'z_bits_1' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1272 [1/1] (0.46ns)   --->   "%br_ln1053 = br void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216" [PartitionAcceleratorHLS/src/system.cpp:1053]   --->   Operation 1272 'br' 'br_ln1053' <Predicate = true> <Delay = 0.46>

State 153 <SV = 78> <Delay = 2.57>
ST_153 : Operation 1273 [1/1] (0.00ns)   --->   "%z_top_min_V_13 = phi i32 %z_bits_1, void, i32 %z_top_min_V_12, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit319"   --->   Operation 1273 'phi' 'z_top_min_V_13' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i32 %z_top_min_V_13"   --->   Operation 1274 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1275 [1/1] (1.14ns)   --->   "%ret_V_27 = sub i33 %sext_ln703_8, i33 %sext_ln703_12"   --->   Operation 1275 'sub' 'ret_V_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln1193_1 = trunc i33 %ret_V_27"   --->   Operation 1276 'trunc' 'trunc_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1277 [1/1] (0.80ns)   --->   "%icmp_ln935_7 = icmp_eq  i32 %z_top_min_V_13, i32 %z_top_min_V_11"   --->   Operation 1277 'icmp' 'icmp_ln935_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1278 [1/1] (0.46ns)   --->   "%br_ln935 = br i1 %icmp_ln935_7, void %_ifconv172, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202"   --->   Operation 1278 'br' 'br_ln935' <Predicate = true> <Delay = 0.46>
ST_153 : Operation 1279 [1/1] (0.00ns)   --->   "%p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_27, i32 32"   --->   Operation 1279 'bitselect' 'p_Result_158' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_153 : Operation 1280 [1/1] (1.14ns)   --->   "%tmp_V_22 = sub i32 0, i32 %trunc_ln1193_1"   --->   Operation 1280 'sub' 'tmp_V_22' <Predicate = (!icmp_ln935_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1281 [1/1] (0.28ns)   --->   "%tmp_V_28 = select i1 %p_Result_158, i32 %tmp_V_22, i32 %trunc_ln1193_1"   --->   Operation 1281 'select' 'tmp_V_28' <Predicate = (!icmp_ln935_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 154 <SV = 79> <Delay = 6.61>
ST_154 : Operation 1282 [1/1] (0.00ns)   --->   "%zext_ln937_1 = zext i32 %tmp_V_28"   --->   Operation 1282 'zext' 'zext_ln937_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1283 [1/1] (0.00ns)   --->   "%p_Result_101 = partselect i33 @llvm.part.select.i33, i33 %zext_ln937_1, i32 32, i32 0"   --->   Operation 1283 'partselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1284 [1/1] (0.00ns)   --->   "%p_Result_159 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 2147483647, i33 %p_Result_101"   --->   Operation 1284 'bitconcatenate' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_3 = cttz i64 @llvm.cttz.i64, i64 %p_Result_159, i1 1"   --->   Operation 1285 'cttz' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1286 [1/1] (0.00ns)   --->   "%l_10 = trunc i64 %tmp_3"   --->   Operation 1286 'trunc' 'l_10' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1287 [1/1] (1.14ns)   --->   "%sub_ln944_9 = sub i32 33, i32 %l_10"   --->   Operation 1287 'sub' 'sub_ln944_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1288 [1/1] (1.14ns)   --->   "%lsb_index_10 = add i32 %sub_ln944_9, i32 4294967272"   --->   Operation 1288 'add' 'lsb_index_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_10, i32 1, i32 31"   --->   Operation 1289 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1290 [1/1] (0.81ns)   --->   "%icmp_ln946_9 = icmp_sgt  i31 %tmp_98, i31 0"   --->   Operation 1290 'icmp' 'icmp_ln946_9' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln947_9 = trunc i32 %sub_ln944_9"   --->   Operation 1291 'trunc' 'trunc_ln947_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1292 [1/1] (0.84ns)   --->   "%sub_ln947_9 = sub i6 58, i6 %trunc_ln947_9"   --->   Operation 1292 'sub' 'sub_ln947_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%zext_ln947_9 = zext i6 %sub_ln947_9"   --->   Operation 1293 'zext' 'zext_ln947_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%lshr_ln947_9 = lshr i33 8589934591, i33 %zext_ln947_9"   --->   Operation 1294 'lshr' 'lshr_ln947_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%p_Result_103 = and i33 %zext_ln937_1, i33 %lshr_ln947_9"   --->   Operation 1295 'and' 'p_Result_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%zext_ln949_1 = zext i32 %lsb_index_10"   --->   Operation 1296 'zext' 'zext_ln949_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%shl_ln949_9 = shl i33 1, i33 %zext_ln949_1"   --->   Operation 1297 'shl' 'shl_ln949_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%trunc_ln949_2 = trunc i33 %shl_ln949_9"   --->   Operation 1298 'trunc' 'trunc_ln949_2' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%and_ln949_10 = and i32 %trunc_ln949_2, i32 %tmp_V_28"   --->   Operation 1299 'and' 'and_ln949_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%trunc_ln949_3 = trunc i33 %p_Result_103"   --->   Operation 1300 'trunc' 'trunc_ln949_3' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%or_ln949_10 = or i32 %trunc_ln949_3, i32 %and_ln949_10"   --->   Operation 1301 'or' 'or_ln949_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_9)   --->   "%or_ln949_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %or_ln949_10"   --->   Operation 1302 'bitconcatenate' 'or_ln949_s' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1303 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_9 = icmp_ne  i33 %or_ln949_s, i33 0"   --->   Operation 1303 'icmp' 'icmp_ln949_9' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_2)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_10, i32 31"   --->   Operation 1304 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_2)   --->   "%xor_ln949_9 = xor i1 %tmp_99, i1 1"   --->   Operation 1305 'xor' 'xor_ln949_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1306 [1/1] (0.00ns)   --->   "%p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %zext_ln937_1, i32 %lsb_index_10"   --->   Operation 1306 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1307 [1/1] (0.80ns)   --->   "%icmp_ln954_1 = icmp_sgt  i32 %lsb_index_10, i32 0"   --->   Operation 1307 'icmp' 'icmp_ln954_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_2)   --->   "%and_ln949_20 = and i1 %p_Result_160, i1 %xor_ln949_9"   --->   Operation 1308 'and' 'and_ln949_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1309 [1/1] (1.14ns)   --->   "%sub_ln955_1 = sub i32 25, i32 %sub_ln944_9"   --->   Operation 1309 'sub' 'sub_ln955_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%zext_ln955_1 = zext i32 %sub_ln955_1"   --->   Operation 1310 'zext' 'zext_ln955_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%shl_ln955_1 = shl i33 %zext_ln937_1, i33 %zext_ln955_1"   --->   Operation 1311 'shl' 'shl_ln955_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_2)   --->   "%select_ln946_9 = select i1 %icmp_ln946_9, i1 %icmp_ln949_9, i1 %p_Result_160"   --->   Operation 1312 'select' 'select_ln946_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 1313 [1/1] (1.14ns)   --->   "%add_ln954_1 = add i32 %sub_ln944_9, i32 4294967271"   --->   Operation 1313 'add' 'add_ln954_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%zext_ln954_1 = zext i32 %add_ln954_1"   --->   Operation 1314 'zext' 'zext_ln954_1' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%lshr_ln954_1 = lshr i33 %zext_ln937_1, i33 %zext_ln954_1"   --->   Operation 1315 'lshr' 'lshr_ln954_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1316 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln954_2 = select i1 %icmp_ln954_1, i1 %select_ln946_9, i1 %and_ln949_20"   --->   Operation 1316 'select' 'select_ln954_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%m_61 = select i1 %icmp_ln954_1, i33 %lshr_ln954_1, i33 %shl_ln955_1"   --->   Operation 1317 'select' 'm_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%zext_ln951_2 = zext i33 %m_61"   --->   Operation 1318 'zext' 'zext_ln951_2' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node m_62)   --->   "%zext_ln961_9 = zext i1 %select_ln954_2"   --->   Operation 1319 'zext' 'zext_ln961_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1320 [1/1] (1.27ns) (out node of the LUT)   --->   "%m_62 = add i34 %zext_ln951_2, i34 %zext_ln961_9"   --->   Operation 1320 'add' 'm_62' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1321 [1/1] (0.00ns)   --->   "%m_s = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %m_62, i32 1, i32 33"   --->   Operation 1321 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln951_3 = zext i33 %m_s"   --->   Operation 1322 'zext' 'zext_ln951_3' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1323 [1/1] (0.00ns)   --->   "%p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %m_62, i32 25"   --->   Operation 1323 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1324 [1/1] (0.40ns)   --->   "%select_ln943_9 = select i1 %p_Result_105, i8 127, i8 126"   --->   Operation 1324 'select' 'select_ln943_9' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_154 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln943_9 = trunc i64 %tmp_3"   --->   Operation 1325 'trunc' 'trunc_ln943_9' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_9 = sub i8 13, i8 %trunc_ln943_9"   --->   Operation 1326 'sub' 'sub_ln964_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_154 : Operation 1327 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_9 = add i8 %sub_ln964_9, i8 %select_ln943_9"   --->   Operation 1327 'add' 'add_ln964_9' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_154 : Operation 1328 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_158, i8 %add_ln964_9"   --->   Operation 1328 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1329 [1/1] (0.00ns)   --->   "%p_Result_161 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_3, i9 %tmp_11, i32 23, i32 31"   --->   Operation 1329 'partset' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1330 [1/1] (0.00ns)   --->   "%LD_13 = trunc i64 %p_Result_161"   --->   Operation 1330 'trunc' 'LD_13' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1331 [1/1] (0.00ns)   --->   "%bitcast_ln744_8 = bitcast i32 %LD_13"   --->   Operation 1331 'bitcast' 'bitcast_ln744_8' <Predicate = true> <Delay = 0.00>
ST_154 : Operation 1332 [1/1] (0.46ns)   --->   "%br_ln971 = br void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202"   --->   Operation 1332 'br' 'br_ln971' <Predicate = true> <Delay = 0.46>

State 155 <SV = 80> <Delay = 1.67>
ST_155 : Operation 1333 [1/1] (0.00ns)   --->   "%dc_2 = phi i32 %bitcast_ln744_8, void %_ifconv172, i32 0, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i216"   --->   Operation 1333 'phi' 'dc_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1334 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 1334 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1335 [1/1] (0.00ns)   --->   "%p_Result_162 = trunc i32 %data_V_3"   --->   Operation 1335 'trunc' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln368_3 = zext i31 %p_Result_162"   --->   Operation 1336 'zext' 'zext_ln368_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1337 [1/1] (0.00ns)   --->   "%bitcast_ln351_3 = bitcast i32 %zext_ln368_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351]   --->   Operation 1337 'bitcast' 'bitcast_ln351_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1338 [2/2] (1.67ns)   --->   "%conv2 = fpext i32 %bitcast_ln351_3" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1338 'fpext' 'conv2' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 81> <Delay = 3.73>
ST_156 : Operation 1339 [1/2] (1.67ns)   --->   "%conv2 = fpext i32 %bitcast_ln351_3" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1339 'fpext' 'conv2' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_156 : Operation 1340 [1/1] (0.00ns)   --->   "%bitcast_ln1055 = bitcast i64 %conv2" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1340 'bitcast' 'bitcast_ln1055' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1055, i32 52, i32 62" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1341 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln1055 = trunc i64 %bitcast_ln1055" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1342 'trunc' 'trunc_ln1055' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1343 [1/1] (0.79ns)   --->   "%icmp_ln1055 = icmp_ne  i11 %tmp_25, i11 2047" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1343 'icmp' 'icmp_ln1055' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1344 [1/1] (1.13ns)   --->   "%icmp_ln1055_1 = icmp_eq  i52 %trunc_ln1055, i52 0" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1344 'icmp' 'icmp_ln1055_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1345 [2/2] (2.05ns)   --->   "%tmp_26 = fcmp_olt  i64 %conv2, i64 1e-06" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1345 'dcmp' 'tmp_26' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 82> <Delay = 2.66>
ST_157 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node and_ln1055)   --->   "%or_ln1055 = or i1 %icmp_ln1055_1, i1 %icmp_ln1055" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1346 'or' 'or_ln1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1347 [1/2] (2.05ns)   --->   "%tmp_26 = fcmp_olt  i64 %conv2, i64 1e-06" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1347 'dcmp' 'tmp_26' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1348 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1055 = and i1 %or_ln1055, i1 %tmp_26" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1348 'and' 'and_ln1055' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1349 [1/1] (0.46ns)   --->   "%br_ln1055 = br i1 %and_ln1055, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104, void" [PartitionAcceleratorHLS/src/system.cpp:1055]   --->   Operation 1349 'br' 'br_ln1055' <Predicate = true> <Delay = 0.46>
ST_157 : Operation 1350 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %select_ln985, i4 0" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1350 'bitconcatenate' 'shl_ln6' <Predicate = (and_ln1055)> <Delay = 0.00>
ST_157 : Operation 1351 [1/1] (1.12ns)   --->   "%add_ln1057 = add i16 %shl_ln6, i16 24576" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1351 'add' 'add_ln1057' <Predicate = (and_ln1055)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1352 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln1057, i32 13, i32 15" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1352 'partselect' 'lshr_ln4' <Predicate = (and_ln1055)> <Delay = 0.00>
ST_157 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln1057 = trunc i12 %select_ln985" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1353 'trunc' 'trunc_ln1057' <Predicate = (and_ln1055)> <Delay = 0.00>
ST_157 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln4, i9 %trunc_ln1057" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1354 'bitconcatenate' 'tmp_90' <Predicate = (and_ln1055)> <Delay = 0.00>
ST_157 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i12 %tmp_90" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1355 'zext' 'zext_ln1057' <Predicate = (and_ln1055)> <Delay = 0.00>
ST_157 : Operation 1356 [1/1] (0.00ns)   --->   "%points_addr_50 = getelementptr i128 %points, i64 0, i64 %zext_ln1057" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1356 'getelementptr' 'points_addr_50' <Predicate = (and_ln1055)> <Delay = 0.00>
ST_157 : Operation 1357 [2/2] (1.29ns)   --->   "%points_load_50 = load i12 %points_addr_50" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1357 'load' 'points_load_50' <Predicate = (and_ln1055)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 158 <SV = 83> <Delay = 1.29>
ST_158 : Operation 1358 [1/2] (1.29ns)   --->   "%points_load_50 = load i12 %points_addr_50" [PartitionAcceleratorHLS/src/system.cpp:1057]   --->   Operation 1358 'load' 'points_load_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_158 : Operation 1359 [1/1] (0.00ns)   --->   "%z_bits_2 = trunc i128 %points_load_50"   --->   Operation 1359 'trunc' 'z_bits_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1360 [1/1] (0.46ns)   --->   "%br_ln1058 = br void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104" [PartitionAcceleratorHLS/src/system.cpp:1058]   --->   Operation 1360 'br' 'br_ln1058' <Predicate = true> <Delay = 0.46>

State 159 <SV = 84> <Delay = 2.57>
ST_159 : Operation 1361 [1/1] (0.00ns)   --->   "%z_top_min_V_14 = phi i32 %z_bits_2, void, i32 %z_top_min_V_13, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit202"   --->   Operation 1361 'phi' 'z_top_min_V_14' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i32 %z_top_min_V_14"   --->   Operation 1362 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1363 [1/1] (1.14ns)   --->   "%ret_V_28 = sub i33 %sext_ln703_9, i33 %sext_ln703_12"   --->   Operation 1363 'sub' 'ret_V_28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln1193_2 = trunc i33 %ret_V_28"   --->   Operation 1364 'trunc' 'trunc_ln1193_2' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1365 [1/1] (0.80ns)   --->   "%icmp_ln935_8 = icmp_eq  i32 %z_top_min_V_14, i32 %z_top_min_V_11"   --->   Operation 1365 'icmp' 'icmp_ln935_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1366 [1/1] (0.46ns)   --->   "%br_ln935 = br i1 %icmp_ln935_8, void %_ifconv182, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit"   --->   Operation 1366 'br' 'br_ln935' <Predicate = true> <Delay = 0.46>
ST_159 : Operation 1367 [1/1] (0.00ns)   --->   "%p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_V_28, i32 32"   --->   Operation 1367 'bitselect' 'p_Result_163' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_159 : Operation 1368 [1/1] (1.14ns)   --->   "%tmp_V_24 = sub i32 0, i32 %trunc_ln1193_2"   --->   Operation 1368 'sub' 'tmp_V_24' <Predicate = (!icmp_ln935_8)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1369 [1/1] (0.28ns)   --->   "%tmp_V_29 = select i1 %p_Result_163, i32 %tmp_V_24, i32 %trunc_ln1193_2"   --->   Operation 1369 'select' 'tmp_V_29' <Predicate = (!icmp_ln935_8)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 160 <SV = 85> <Delay = 6.61>
ST_160 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln937_2 = zext i32 %tmp_V_29"   --->   Operation 1370 'zext' 'zext_ln937_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1371 [1/1] (0.00ns)   --->   "%p_Result_111 = partselect i33 @llvm.part.select.i33, i33 %zext_ln937_2, i32 32, i32 0"   --->   Operation 1371 'partselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1372 [1/1] (0.00ns)   --->   "%p_Result_164 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i31.i33, i31 2147483647, i33 %p_Result_111"   --->   Operation 1372 'bitconcatenate' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1373 [1/1] (0.00ns)   --->   "%tmp_5 = cttz i64 @llvm.cttz.i64, i64 %p_Result_164, i1 1"   --->   Operation 1373 'cttz' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1374 [1/1] (0.00ns)   --->   "%l_11 = trunc i64 %tmp_5"   --->   Operation 1374 'trunc' 'l_11' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1375 [1/1] (1.14ns)   --->   "%sub_ln944_10 = sub i32 33, i32 %l_11"   --->   Operation 1375 'sub' 'sub_ln944_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1376 [1/1] (1.14ns)   --->   "%lsb_index_11 = add i32 %sub_ln944_10, i32 4294967272"   --->   Operation 1376 'add' 'lsb_index_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1377 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_11, i32 1, i32 31"   --->   Operation 1377 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1378 [1/1] (0.81ns)   --->   "%icmp_ln946_10 = icmp_sgt  i31 %tmp_103, i31 0"   --->   Operation 1378 'icmp' 'icmp_ln946_10' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln947_10 = trunc i32 %sub_ln944_10"   --->   Operation 1379 'trunc' 'trunc_ln947_10' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1380 [1/1] (0.84ns)   --->   "%sub_ln947_10 = sub i6 58, i6 %trunc_ln947_10"   --->   Operation 1380 'sub' 'sub_ln947_10' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%zext_ln947_10 = zext i6 %sub_ln947_10"   --->   Operation 1381 'zext' 'zext_ln947_10' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%lshr_ln947_10 = lshr i33 8589934591, i33 %zext_ln947_10"   --->   Operation 1382 'lshr' 'lshr_ln947_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%p_Result_113 = and i33 %zext_ln937_2, i33 %lshr_ln947_10"   --->   Operation 1383 'and' 'p_Result_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%zext_ln949_2 = zext i32 %lsb_index_11"   --->   Operation 1384 'zext' 'zext_ln949_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%shl_ln949_10 = shl i33 1, i33 %zext_ln949_2"   --->   Operation 1385 'shl' 'shl_ln949_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%trunc_ln949_4 = trunc i33 %shl_ln949_10"   --->   Operation 1386 'trunc' 'trunc_ln949_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%and_ln949_12 = and i32 %trunc_ln949_4, i32 %tmp_V_29"   --->   Operation 1387 'and' 'and_ln949_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%trunc_ln949_5 = trunc i33 %p_Result_113"   --->   Operation 1388 'trunc' 'trunc_ln949_5' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%or_ln949_11 = or i32 %trunc_ln949_5, i32 %and_ln949_12"   --->   Operation 1389 'or' 'or_ln949_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln949_10)   --->   "%or_ln949_1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %or_ln949_11"   --->   Operation 1390 'bitconcatenate' 'or_ln949_1' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1391 [1/1] (1.27ns) (out node of the LUT)   --->   "%icmp_ln949_10 = icmp_ne  i33 %or_ln949_1, i33 0"   --->   Operation 1391 'icmp' 'icmp_ln949_10' <Predicate = true> <Delay = 1.27> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_4)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_11, i32 31"   --->   Operation 1392 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_4)   --->   "%xor_ln949_10 = xor i1 %tmp_104, i1 1"   --->   Operation 1393 'xor' 'xor_ln949_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1394 [1/1] (0.00ns)   --->   "%p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %zext_ln937_2, i32 %lsb_index_11"   --->   Operation 1394 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1395 [1/1] (0.80ns)   --->   "%icmp_ln954_2 = icmp_sgt  i32 %lsb_index_11, i32 0"   --->   Operation 1395 'icmp' 'icmp_ln954_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_4)   --->   "%and_ln949_21 = and i1 %p_Result_165, i1 %xor_ln949_10"   --->   Operation 1396 'and' 'and_ln949_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1397 [1/1] (1.14ns)   --->   "%sub_ln955_2 = sub i32 25, i32 %sub_ln944_10"   --->   Operation 1397 'sub' 'sub_ln955_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln955_2 = zext i32 %sub_ln955_2"   --->   Operation 1398 'zext' 'zext_ln955_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%shl_ln955_2 = shl i33 %zext_ln937_2, i33 %zext_ln955_2"   --->   Operation 1399 'shl' 'shl_ln955_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln954_4)   --->   "%select_ln946_10 = select i1 %icmp_ln946_10, i1 %icmp_ln949_10, i1 %p_Result_165"   --->   Operation 1400 'select' 'select_ln946_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1401 [1/1] (1.14ns)   --->   "%add_ln954_2 = add i32 %sub_ln944_10, i32 4294967271"   --->   Operation 1401 'add' 'add_ln954_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln954_2 = zext i32 %add_ln954_2"   --->   Operation 1402 'zext' 'zext_ln954_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%lshr_ln954_2 = lshr i33 %zext_ln937_2, i33 %zext_ln954_2"   --->   Operation 1403 'lshr' 'lshr_ln954_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1404 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln954_4 = select i1 %icmp_ln954_2, i1 %select_ln946_10, i1 %and_ln949_21"   --->   Operation 1404 'select' 'select_ln954_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%m_64 = select i1 %icmp_ln954_2, i33 %lshr_ln954_2, i33 %shl_ln955_2"   --->   Operation 1405 'select' 'm_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln951_4 = zext i33 %m_64"   --->   Operation 1406 'zext' 'zext_ln951_4' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node m_65)   --->   "%zext_ln961_10 = zext i1 %select_ln954_4"   --->   Operation 1407 'zext' 'zext_ln961_10' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1408 [1/1] (1.27ns) (out node of the LUT)   --->   "%m_65 = add i34 %zext_ln951_4, i34 %zext_ln961_10"   --->   Operation 1408 'add' 'm_65' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1409 [1/1] (0.00ns)   --->   "%m_1 = partselect i33 @_ssdm_op_PartSelect.i33.i34.i32.i32, i34 %m_65, i32 1, i32 33"   --->   Operation 1409 'partselect' 'm_1' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln951_5 = zext i33 %m_1"   --->   Operation 1410 'zext' 'zext_ln951_5' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1411 [1/1] (0.00ns)   --->   "%p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %m_65, i32 25"   --->   Operation 1411 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1412 [1/1] (0.40ns)   --->   "%select_ln943_10 = select i1 %p_Result_115, i8 127, i8 126"   --->   Operation 1412 'select' 'select_ln943_10' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_160 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln943_10 = trunc i64 %tmp_5"   --->   Operation 1413 'trunc' 'trunc_ln943_10' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_10 = sub i8 13, i8 %trunc_ln943_10"   --->   Operation 1414 'sub' 'sub_ln964_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_160 : Operation 1415 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln964_10 = add i8 %sub_ln964_10, i8 %select_ln943_10"   --->   Operation 1415 'add' 'add_ln964_10' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_160 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_163, i8 %add_ln964_10"   --->   Operation 1416 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1417 [1/1] (0.00ns)   --->   "%p_Result_166 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln951_5, i9 %tmp_12, i32 23, i32 31"   --->   Operation 1417 'partset' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1418 [1/1] (0.00ns)   --->   "%LD_14 = trunc i64 %p_Result_166"   --->   Operation 1418 'trunc' 'LD_14' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1419 [1/1] (0.00ns)   --->   "%bitcast_ln744_9 = bitcast i32 %LD_14"   --->   Operation 1419 'bitcast' 'bitcast_ln744_9' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1420 [1/1] (0.46ns)   --->   "%br_ln971 = br void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit"   --->   Operation 1420 'br' 'br_ln971' <Predicate = true> <Delay = 0.46>

State 161 <SV = 86> <Delay = 1.67>
ST_161 : Operation 1421 [1/1] (0.00ns)   --->   "%dc_3 = phi i32 %bitcast_ln744_9, void %_ifconv182, i32 0, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i104"   --->   Operation 1421 'phi' 'dc_3' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1422 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i32 %dc_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 1422 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1423 [1/1] (0.00ns)   --->   "%p_Result_167 = trunc i32 %data_V_4"   --->   Operation 1423 'trunc' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln368_4 = zext i31 %p_Result_167"   --->   Operation 1424 'zext' 'zext_ln368_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1425 [1/1] (0.00ns)   --->   "%bitcast_ln351_4 = bitcast i32 %zext_ln368_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351]   --->   Operation 1425 'bitcast' 'bitcast_ln351_4' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1426 [2/2] (1.67ns)   --->   "%conv3 = fpext i32 %bitcast_ln351_4" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1426 'fpext' 'conv3' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 87> <Delay = 3.73>
ST_162 : Operation 1427 [1/2] (1.67ns)   --->   "%conv3 = fpext i32 %bitcast_ln351_4" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1427 'fpext' 'conv3' <Predicate = true> <Delay = 1.67> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_162 : Operation 1428 [1/1] (0.00ns)   --->   "%bitcast_ln1060 = bitcast i64 %conv3" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1428 'bitcast' 'bitcast_ln1060' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1429 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1060, i32 52, i32 62" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1429 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln1060 = trunc i64 %bitcast_ln1060" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1430 'trunc' 'trunc_ln1060' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1431 [1/1] (0.79ns)   --->   "%icmp_ln1060 = icmp_ne  i11 %tmp_28, i11 2047" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1431 'icmp' 'icmp_ln1060' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1432 [1/1] (1.13ns)   --->   "%icmp_ln1060_1 = icmp_eq  i52 %trunc_ln1060, i52 0" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1432 'icmp' 'icmp_ln1060_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1433 [2/2] (2.05ns)   --->   "%tmp_29 = fcmp_olt  i64 %conv3, i64 1e-06" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1433 'dcmp' 'tmp_29' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 88> <Delay = 2.66>
ST_163 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln1060)   --->   "%or_ln1060 = or i1 %icmp_ln1060_1, i1 %icmp_ln1060" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1434 'or' 'or_ln1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1435 [1/2] (2.05ns)   --->   "%tmp_29 = fcmp_olt  i64 %conv3, i64 1e-06" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1435 'dcmp' 'tmp_29' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1436 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln1060 = and i1 %or_ln1060, i1 %tmp_29" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1436 'and' 'and_ln1060' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1437 [1/1] (0.46ns)   --->   "%br_ln1060 = br i1 %and_ln1060, void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i, void" [PartitionAcceleratorHLS/src/system.cpp:1060]   --->   Operation 1437 'br' 'br_ln1060' <Predicate = true> <Delay = 0.46>
ST_163 : Operation 1438 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %select_ln985, i4 0" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1438 'bitconcatenate' 'shl_ln7' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_163 : Operation 1439 [1/1] (1.12ns)   --->   "%add_ln1062 = add i16 %shl_ln7, i16 16384" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1439 'add' 'add_ln1062' <Predicate = (and_ln1060)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1440 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %add_ln1062, i32 13, i32 15" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1440 'partselect' 'lshr_ln5' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_163 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln1062 = trunc i12 %select_ln985" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1441 'trunc' 'trunc_ln1062' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_163 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i9, i3 %lshr_ln5, i9 %trunc_ln1062" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1442 'bitconcatenate' 'tmp_92' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_163 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln1062 = zext i12 %tmp_92" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1443 'zext' 'zext_ln1062' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_163 : Operation 1444 [1/1] (0.00ns)   --->   "%points_addr_51 = getelementptr i128 %points, i64 0, i64 %zext_ln1062" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1444 'getelementptr' 'points_addr_51' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_163 : Operation 1445 [2/2] (1.29ns)   --->   "%points_load_51 = load i12 %points_addr_51" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1445 'load' 'points_load_51' <Predicate = (and_ln1060)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>

State 164 <SV = 89> <Delay = 1.29>
ST_164 : Operation 1446 [1/2] (1.29ns)   --->   "%points_load_51 = load i12 %points_addr_51" [PartitionAcceleratorHLS/src/system.cpp:1062]   --->   Operation 1446 'load' 'points_load_51' <Predicate = (and_ln1060)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 2560> <RAM>
ST_164 : Operation 1447 [1/1] (0.00ns)   --->   "%z_bits_3 = trunc i128 %points_load_51"   --->   Operation 1447 'trunc' 'z_bits_3' <Predicate = (and_ln1060)> <Delay = 0.00>
ST_164 : Operation 1448 [1/1] (0.46ns)   --->   "%br_ln1063 = br void %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [PartitionAcceleratorHLS/src/system.cpp:1063]   --->   Operation 1448 'br' 'br_ln1063' <Predicate = (and_ln1060)> <Delay = 0.46>
ST_164 : Operation 1449 [2/2] (0.73ns)   --->   "%z_top_min_V_9 = load i3 %new_z_i_atTop_V_addr_4" [PartitionAcceleratorHLS/src/system.cpp:1066]   --->   Operation 1449 'load' 'z_top_min_V_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 165 <SV = 90> <Delay = 5.29>
ST_165 : Operation 1450 [1/1] (0.00ns)   --->   "%z_top_min_V_15 = phi i32 %z_bits_3, void, i32 %z_top_min_V_14, void %_ZNK13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvfEv.exit"   --->   Operation 1450 'phi' 'z_top_min_V_15' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln703_10 = sext i32 %z_top_min_V_15"   --->   Operation 1451 'sext' 'sext_ln703_10' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1452 [1/1] (1.14ns)   --->   "%ret_V_29 = sub i33 %sext_ln703_10, i33 %sext_ln703_12"   --->   Operation 1452 'sub' 'ret_V_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i33 %ret_V_29"   --->   Operation 1453 'sext' 'sext_ln1115' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1454 [1/1] (3.86ns)   --->   "%r_V_9 = mul i64 %sext_ln1115, i64 %p_v_cast"   --->   Operation 1454 'mul' 'r_V_9' <Predicate = true> <Delay = 3.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1455 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %r_V_9, i32 63"   --->   Operation 1455 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1456 [1/2] (0.73ns)   --->   "%z_top_min_V_9 = load i3 %new_z_i_atTop_V_addr_4" [PartitionAcceleratorHLS/src/system.cpp:1066]   --->   Operation 1456 'load' 'z_top_min_V_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_165 : Operation 1457 [1/1] (0.28ns)   --->   "%z_top_min_V_10 = select i1 %tmp_107, i32 %z_top_min_V_9, i32 %z_top_min_V_15" [PartitionAcceleratorHLS/src/system.cpp:1065]   --->   Operation 1457 'select' 'z_top_min_V_10' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_165 : Operation 1458 [1/1] (0.00ns)   --->   "%br_ln1090 = br i1 %cmp_i_i, void, void %.loopexit33" [PartitionAcceleratorHLS/src/system.cpp:1090]   --->   Operation 1458 'br' 'br_ln1090' <Predicate = true> <Delay = 0.00>
ST_165 : Operation 1459 [1/1] (0.00ns)   --->   "%br_ln899 = br void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit1231" [PartitionAcceleratorHLS/src/system.cpp:899]   --->   Operation 1459 'br' 'br_ln899' <Predicate = (!cmp_i_i)> <Delay = 0.00>
ST_165 : Operation 1460 [1/1] (0.00ns)   --->   "%ret_ln1120 = ret" [PartitionAcceleratorHLS/src/system.cpp:1120]   --->   Operation 1460 'ret' 'ret_ln1120' <Predicate = (cmp_i_i)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.76ns
The critical path consists of the following:
	'alloca' operation ('init_patch.V', PartitionAcceleratorHLS/src/system.cpp:489) [41]  (0 ns)
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [46]  (5.76 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [47]  (5.76 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [48]  (5.76 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [49]  (5.76 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [50]  (5.76 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln520', PartitionAcceleratorHLS/src/system.cpp:520) to 'patch_buffer_add_patch2' [51]  (0.46 ns)

 <State 12>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', PartitionAcceleratorHLS/src/patch_buffer.cpp:37) with incoming values : ('add_ln37_2', PartitionAcceleratorHLS/src/patch_buffer.cpp:37) [54]  (0.46 ns)

 <State 13>: 3.22ns
The critical path consists of the following:
	'phi' operation ('point', PartitionAcceleratorHLS/src/patch_buffer.cpp:39) with incoming values : ('add_ln39', PartitionAcceleratorHLS/src/patch_buffer.cpp:39) [56]  (0 ns)
	'icmp' operation ('icmp_ln39', PartitionAcceleratorHLS/src/patch_buffer.cpp:39) [65]  (0.72 ns)
	'select' operation ('select_ln37', PartitionAcceleratorHLS/src/patch_buffer.cpp:37) [66]  (0.345 ns)
	'add' operation ('add_ln40', PartitionAcceleratorHLS/src/patch_buffer.cpp:40) [71]  (0.856 ns)
	'getelementptr' operation ('init_patch_V_1_addr', PartitionAcceleratorHLS/src/patch_buffer.cpp:40) [73]  (0 ns)
	'load' operation ('init_patch_V_1_load', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'init_patch.V', PartitionAcceleratorHLS/src/system.cpp:489 [75]  (1.3 ns)

 <State 14>: 3.02ns
The critical path consists of the following:
	'load' operation ('init_patch_V_1_load', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'init_patch.V', PartitionAcceleratorHLS/src/system.cpp:489 [75]  (1.3 ns)
	fifo write on port 'patch_stream_V' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [76]  (1.73 ns)

 <State 15>: 1.33ns
The critical path consists of the following:
	'load' operation ('latest_patch_index_constprop_load', PartitionAcceleratorHLS/src/system.cpp:624) on static variable 'latest_patch_index_constprop' [80]  (0 ns)
	'call' operation ('call_ln624', PartitionAcceleratorHLS/src/system.cpp:624) to 'getParallelograms' [81]  (1.33 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln632', PartitionAcceleratorHLS/src/system.cpp:632) to 'get_acceptanceCorners' [82]  (0.46 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0.73ns
The critical path consists of the following:
	'load' operation ('latest_patch_index_constprop_load_1', PartitionAcceleratorHLS/src/system.cpp:671) on static variable 'latest_patch_index_constprop' [83]  (0 ns)
	'getelementptr' operation ('c_corner_1_addr', PartitionAcceleratorHLS/src/system.cpp:671) [90]  (0 ns)
	'load' operation ('original_c.V', PartitionAcceleratorHLS/src/system.cpp:671) on array 'c_corner_1' [91]  (0.73 ns)

 <State 20>: 6.07ns
The critical path consists of the following:
	'load' operation ('original_c.V', PartitionAcceleratorHLS/src/system.cpp:671) on array 'c_corner_1' [91]  (0.73 ns)
	'sub' operation ('tmp.V') [121]  (1.14 ns)
	'select' operation ('m') [122]  (0.286 ns)
	'cttz' operation ('l') [124]  (0 ns)
	'sub' operation ('sub_ln944') [125]  (1.14 ns)
	'add' operation ('lsb_index') [126]  (1.14 ns)
	'shl' operation ('shl_ln949') [133]  (0 ns)
	'or' operation ('or_ln949_12') [134]  (0 ns)
	'and' operation ('and_ln949') [135]  (0 ns)
	'icmp' operation ('icmp_ln949') [136]  (1.28 ns)
	'select' operation ('select_ln946') [146]  (0 ns)
	'select' operation ('select_ln958') [150]  (0.345 ns)

 <State 21>: 5.84ns
The critical path consists of the following:
	'sub' operation ('sub_ln959') [143]  (1.14 ns)
	'shl' operation ('shl_ln959') [145]  (0 ns)
	'select' operation ('m') [151]  (0 ns)
	'add' operation ('m') [153]  (1.36 ns)
	'select' operation ('select_ln943') [157]  (0.4 ns)
	'add' operation ('add_ln964') [160]  (1.03 ns)
	'fcmp' operation ('tmp_13') [169]  (1.91 ns)

 <State 22>: 2.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_13') [169]  (1.91 ns)
	'and' operation ('and_ln971') [170]  (0 ns)
	'or' operation ('or_ln935') [171]  (0 ns)
	'and' operation ('and_ln741', PartitionAcceleratorHLS/src/system.cpp:741) [173]  (0.148 ns)
	multiplexor before 'phi' operation ('complementary_apexZ0.V') with incoming values : ('min_z.V', PartitionAcceleratorHLS/src/system.cpp:51) [329]  (0.671 ns)

 <State 23>: 2.17ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:49) with incoming values : ('add_ln49', PartitionAcceleratorHLS/src/system.cpp:49) [178]  (0 ns)
	'add' operation ('add_ln50_5', PartitionAcceleratorHLS/src/system.cpp:50) [188]  (0.871 ns)
	'getelementptr' operation ('patch_buffer_addr', PartitionAcceleratorHLS/src/system.cpp:50) [190]  (0 ns)
	'load' operation ('p.V', PartitionAcceleratorHLS/src/system.cpp:50) on array 'patch_buffer' [192]  (1.3 ns)

 <State 24>: 2.39ns
The critical path consists of the following:
	'load' operation ('p.V', PartitionAcceleratorHLS/src/system.cpp:50) on array 'patch_buffer' [192]  (1.3 ns)
	'icmp' operation ('icmp_ln1495_6') [193]  (0.802 ns)
	'select' operation ('min_z.V', PartitionAcceleratorHLS/src/system.cpp:51) [194]  (0.286 ns)

 <State 25>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('triangleAcceptance_addr', PartitionAcceleratorHLS/src/system.cpp:754) [198]  (0 ns)
	'load' operation ('if_cond_0_0', PartitionAcceleratorHLS/src/system.cpp:754) on array 'triangleAcceptance' [199]  (0.73 ns)

 <State 26>: 1.4ns
The critical path consists of the following:
	'load' operation ('if_cond_0_0', PartitionAcceleratorHLS/src/system.cpp:754) on array 'triangleAcceptance' [199]  (0.73 ns)
	multiplexor before 'phi' operation ('complementary_apexZ0.V') with incoming values : ('min_z.V', PartitionAcceleratorHLS/src/system.cpp:51) [329]  (0.671 ns)

 <State 27>: 2.17ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:49) with incoming values : ('add_ln49_1', PartitionAcceleratorHLS/src/system.cpp:49) [204]  (0 ns)
	'add' operation ('add_ln50_6', PartitionAcceleratorHLS/src/system.cpp:50) [214]  (0.871 ns)
	'getelementptr' operation ('patch_buffer_addr_80', PartitionAcceleratorHLS/src/system.cpp:50) [216]  (0 ns)
	'load' operation ('p.V', PartitionAcceleratorHLS/src/system.cpp:50) on array 'patch_buffer' [218]  (1.3 ns)

 <State 28>: 2.39ns
The critical path consists of the following:
	'load' operation ('p.V', PartitionAcceleratorHLS/src/system.cpp:50) on array 'patch_buffer' [218]  (1.3 ns)
	'icmp' operation ('icmp_ln1495_7') [219]  (0.802 ns)
	'select' operation ('min_z.V', PartitionAcceleratorHLS/src/system.cpp:51) [220]  (0.286 ns)

 <State 29>: 6.7ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [226]  (1.14 ns)
	'select' operation ('m') [227]  (0.286 ns)
	'cttz' operation ('l') [229]  (0 ns)
	'sub' operation ('sub_ln944_3') [230]  (1.14 ns)
	'add' operation ('lsb_index') [231]  (1.14 ns)
	'shl' operation ('shl_ln949_3') [238]  (0 ns)
	'or' operation ('or_ln949') [239]  (0 ns)
	'and' operation ('and_ln949_7') [240]  (0 ns)
	'icmp' operation ('icmp_ln949_3') [241]  (1.28 ns)
	'select' operation ('select_ln946_3') [251]  (0 ns)
	'select' operation ('select_ln958_7') [255]  (0.345 ns)
	'add' operation ('m') [258]  (1.36 ns)

 <State 30>: 3.63ns
The critical path consists of the following:
	'select' operation ('select_ln943_3') [262]  (0.4 ns)
	'add' operation ('add_ln964_3') [265]  (1.03 ns)
	'select' operation ('select_ln935') [270]  (0.286 ns)
	'fcmp' operation ('tmp_15', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [277]  (1.91 ns)

 <State 31>: 6.1ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [277]  (1.91 ns)
	'and' operation ('and_ln224', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [278]  (0 ns)
	'select' operation ('ireg') [281]  (0.438 ns)
	'sub' operation ('F2') [294]  (0.996 ns)
	'add' operation ('add_ln581') [296]  (0.996 ns)
	'select' operation ('sh_amt') [298]  (0.369 ns)
	'icmp' operation ('icmp_ln603') [307]  (0.713 ns)
	multiplexor before 'phi' operation ('complementary_apexZ0.V') with incoming values : ('min_z.V', PartitionAcceleratorHLS/src/system.cpp:51) [329]  (0.671 ns)

 <State 32>: 5.76ns
The critical path consists of the following:
	'phi' operation ('complementary_apexZ0.V') with incoming values : ('min_z.V', PartitionAcceleratorHLS/src/system.cpp:51) [329]  (0 ns)
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [331]  (5.76 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [332]  (5.76 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [333]  (5.76 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [334]  (5.76 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ln503', PartitionAcceleratorHLS/src/system.cpp:503) to 'alignedtoline_per_layer_loop3' [335]  (5.76 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln520', PartitionAcceleratorHLS/src/system.cpp:520) to 'patch_buffer_add_patch2' [336]  (0.46 ns)

 <State 43>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', PartitionAcceleratorHLS/src/patch_buffer.cpp:37) with incoming values : ('add_ln37_3', PartitionAcceleratorHLS/src/patch_buffer.cpp:37) [339]  (0.46 ns)

 <State 44>: 3.22ns
The critical path consists of the following:
	'phi' operation ('point', PartitionAcceleratorHLS/src/patch_buffer.cpp:39) with incoming values : ('add_ln39_1', PartitionAcceleratorHLS/src/patch_buffer.cpp:39) [341]  (0 ns)
	'icmp' operation ('icmp_ln39_1', PartitionAcceleratorHLS/src/patch_buffer.cpp:39) [350]  (0.72 ns)
	'select' operation ('select_ln37_3', PartitionAcceleratorHLS/src/patch_buffer.cpp:37) [352]  (0.345 ns)
	'add' operation ('add_ln40_1', PartitionAcceleratorHLS/src/patch_buffer.cpp:40) [356]  (0.856 ns)
	'getelementptr' operation ('init_patch_V_addr', PartitionAcceleratorHLS/src/patch_buffer.cpp:40) [358]  (0 ns)
	'load' operation ('init_patch_V_load', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'init_patch.V', PartitionAcceleratorHLS/src/system.cpp:489 [360]  (1.3 ns)

 <State 45>: 3.02ns
The critical path consists of the following:
	'load' operation ('init_patch_V_load', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'init_patch.V', PartitionAcceleratorHLS/src/system.cpp:489 [360]  (1.3 ns)
	fifo write on port 'patch_stream_V' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [361]  (1.73 ns)

 <State 46>: 1.33ns
The critical path consists of the following:
	'load' operation ('latest_patch_index_constprop_load_2', PartitionAcceleratorHLS/src/system.cpp:789) on static variable 'latest_patch_index_constprop' [365]  (0 ns)
	'call' operation ('call_ln789', PartitionAcceleratorHLS/src/system.cpp:789) to 'getParallelograms' [366]  (1.33 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 0.46ns
The critical path consists of the following:
	'call' operation ('call_ln797', PartitionAcceleratorHLS/src/system.cpp:797) to 'get_acceptanceCorners' [367]  (0.46 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0.73ns
The critical path consists of the following:
	'load' operation ('latest_patch_index_constprop_load_3', PartitionAcceleratorHLS/src/system.cpp:875) on static variable 'latest_patch_index_constprop' [368]  (0 ns)
	'getelementptr' operation ('a_corner_1_addr_1', PartitionAcceleratorHLS/src/system.cpp:875) [370]  (0 ns)
	'load' operation ('complementary_a.V', PartitionAcceleratorHLS/src/system.cpp:875) on array 'a_corner_1' [371]  (0.73 ns)

 <State 51>: 3.01ns
The critical path consists of the following:
	'load' operation ('complementary_a.V', PartitionAcceleratorHLS/src/system.cpp:875) on array 'a_corner_1' [371]  (0.73 ns)
	'sub' operation ('ret.V') [375]  (1.14 ns)
	'icmp' operation ('icmp_ln1495_8') [379]  (0.854 ns)
	'select' operation ('select_ln703') [380]  (0.288 ns)

 <State 52>: 1.89ns
The critical path consists of the following:
	'phi' operation ('z_top_min.V') with incoming values : ('original_d.V', PartitionAcceleratorHLS/src/system.cpp:672) ('shl_ln604') ('select_ln588') ('trunc_ln586_3') ('trunc_ln583') ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1065) [400]  (0 ns)
	'call' operation ('val', PartitionAcceleratorHLS/src/system.cpp:913) to 'get_index_from_z' [403]  (1.89 ns)

 <State 53>: 1.14ns
The critical path consists of the following:
	'sub' operation ('ret.V') [407]  (1.14 ns)

 <State 54>: 1.28ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:933) with incoming values : ('add_ln933', PartitionAcceleratorHLS/src/system.cpp:933) [411]  (0 ns)
	'add' operation ('add_ln933', PartitionAcceleratorHLS/src/system.cpp:933) [412]  (0.715 ns)
	'icmp' operation ('icmp_ln870') [419]  (0.561 ns)

 <State 55>: 6.41ns
The critical path consists of the following:
	'load' operation ('v', PartitionAcceleratorHLS/include/types.h:98) on array 'get_radiiradii' [421]  (0.73 ns)
	'select' operation ('radius_k.V') [424]  (0 ns)
	'add' operation ('ret.V') [426]  (1.13 ns)
	'mul' operation ('mul_ln1148') [429]  (4.54 ns)

 <State 56>: 7.19ns
The critical path consists of the following:
	'sub' operation ('sub_ln1148') [430]  (1.51 ns)
	'select' operation ('select_ln1148') [434]  (0.371 ns)
	'sub' operation ('sub_ln1148_2') [436]  (1.13 ns)
	'select' operation ('select_ln1148_2') [437]  (0.319 ns)
	'mul' operation ('r.V') [439]  (3.87 ns)

 <State 57>: 3.2ns
The critical path consists of the following:
	'add' operation ('ret.V') [440]  (1.31 ns)
	'call' operation ('v', PartitionAcceleratorHLS/src/system.cpp:935) to 'get_index_from_z' [442]  (1.89 ns)

 <State 58>: 0.73ns
The critical path consists of the following:
	'call' operation ('v', PartitionAcceleratorHLS/src/system.cpp:935) to 'get_index_from_z' [442]  (0 ns)
	'shl' operation ('shl_ln731') [443]  (0 ns)
	'store' operation ('store_ln935', PartitionAcceleratorHLS/src/system.cpp:935) of variable 'shl_ln731' on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [445]  (0.73 ns)

 <State 59>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:952) with incoming values : ('add_ln952', PartitionAcceleratorHLS/src/system.cpp:952) [453]  (0 ns)
	'getelementptr' operation ('current_z_i_index_V_addr_1') [462]  (0 ns)
	'load' operation ('current_z_i_index_V_load') on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [463]  (0.73 ns)

 <State 60>: 2.6ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_V_load') on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [463]  (0.73 ns)
	'add' operation ('add_ln703') [464]  (1.14 ns)
	'store' operation ('store_ln953', PartitionAcceleratorHLS/src/system.cpp:953) of variable 'add_ln703' on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [466]  (0.73 ns)

 <State 61>: 1.6ns
The critical path consists of the following:
	'add' operation ('current_z_top_index.V') [469]  (1.14 ns)
	multiplexor before 'phi' operation ('current_z_top_index.V') with incoming values : ('val', PartitionAcceleratorHLS/src/system.cpp:913) ('current_z_top_index.V') [472]  (0.46 ns)
	'phi' operation ('current_z_top_index.V') with incoming values : ('val', PartitionAcceleratorHLS/src/system.cpp:913) ('current_z_top_index.V') [472]  (0 ns)

 <State 62>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:974) with incoming values : ('add_ln974', PartitionAcceleratorHLS/src/system.cpp:974) [477]  (0 ns)
	'getelementptr' operation ('current_z_i_index_V_addr_3') [486]  (0 ns)
	'load' operation ('current_z_i_index_V_load_2') on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [487]  (0.73 ns)

 <State 63>: 2.6ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_V_load_2') on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [487]  (0.73 ns)
	'add' operation ('add_ln703_2') [488]  (1.14 ns)
	'store' operation ('store_ln975', PartitionAcceleratorHLS/src/system.cpp:975) of variable 'add_ln703_2' on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [490]  (0.73 ns)

 <State 64>: 1.6ns
The critical path consists of the following:
	'add' operation ('current_z_top_index.V') [493]  (1.14 ns)
	multiplexor before 'phi' operation ('current_z_top_index.V') with incoming values : ('current_z_top_index.V') [517]  (0.46 ns)
	'phi' operation ('current_z_top_index.V') with incoming values : ('current_z_top_index.V') [517]  (0 ns)

 <State 65>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:967) with incoming values : ('add_ln967', PartitionAcceleratorHLS/src/system.cpp:967) [498]  (0 ns)
	'getelementptr' operation ('current_z_i_index_V_addr_2') [507]  (0 ns)
	'load' operation ('current_z_i_index_V_load_1') on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [508]  (0.73 ns)

 <State 66>: 2.6ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_V_load_1') on array 'current_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:927 [508]  (0.73 ns)
	'add' operation ('add_ln703_1') [509]  (1.14 ns)
	'store' operation ('store_ln968', PartitionAcceleratorHLS/src/system.cpp:968) of variable 'add_ln703_1' on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [511]  (0.73 ns)

 <State 67>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:987) with incoming values : ('add_ln987', PartitionAcceleratorHLS/src/system.cpp:987) [520]  (0 ns)
	'getelementptr' operation ('new_z_i_index_V_addr_3') [529]  (0 ns)
	'load' operation ('__Val2__') on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [530]  (0.73 ns)

 <State 68>: 7.14ns
The critical path consists of the following:
	'load' operation ('num_points_load_1', PartitionAcceleratorHLS/src/system.cpp:989) on array 'num_points' [579]  (0.73 ns)
	'add' operation ('add_ln989', PartitionAcceleratorHLS/src/system.cpp:989) [580]  (1.14 ns)
	'uitofp' operation ('conv', PartitionAcceleratorHLS/src/system.cpp:989) [581]  (5.27 ns)

 <State 69>: 7.19ns
The critical path consists of the following:
	'uitofp' operation ('conv', PartitionAcceleratorHLS/src/system.cpp:989) [581]  (5.27 ns)
	'fcmp' operation ('tmp_18', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200) [595]  (1.91 ns)

 <State 70>: 4.02ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200) [595]  (1.91 ns)
	'and' operation ('and_ln200_1', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200) [596]  (0.148 ns)
	'select' operation ('v', PartitionAcceleratorHLS/src/system.cpp:989) [597]  (0.286 ns)
	'fpext' operation ('d') [598]  (1.67 ns)

 <State 71>: 6.22ns
The critical path consists of the following:
	'fpext' operation ('d') [598]  (1.67 ns)
	'sub' operation ('F2') [610]  (0.996 ns)
	'sub' operation ('sub_ln581_1') [613]  (0.996 ns)
	'select' operation ('sh_amt') [614]  (0.369 ns)
	'icmp' operation ('icmp_ln585_1') [633]  (0.829 ns)
	'and' operation ('and_ln585') [634]  (0 ns)
	'select' operation ('select_ln571_6') [640]  (1.35 ns)

 <State 72>: 2.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln604_1') [627]  (0 ns)
	'select' operation ('select_ln571') [638]  (0 ns)
	'select' operation ('select_ln571_8') [642]  (1.28 ns)
	'select' operation ('select_ln571_9') [644]  (0.286 ns)
	'store' operation ('store_ln988', PartitionAcceleratorHLS/src/system.cpp:988) of variable 'select_ln571_9' on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [645]  (0.73 ns)

 <State 73>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:997) with incoming values : ('add_ln997', PartitionAcceleratorHLS/src/system.cpp:997) [650]  (0.46 ns)

 <State 74>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:997) with incoming values : ('add_ln997', PartitionAcceleratorHLS/src/system.cpp:997) [650]  (0 ns)
	'getelementptr' operation ('new_z_i_index_V_addr_4') [659]  (0 ns)
	'load' operation ('__Val2__') on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [660]  (0.73 ns)

 <State 75>: 6.07ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [660]  (0.73 ns)
	'sub' operation ('tmp.V') [663]  (1.14 ns)
	'select' operation ('m') [664]  (0.286 ns)
	'cttz' operation ('l') [666]  (0 ns)
	'sub' operation ('sub_ln944_5') [667]  (1.14 ns)
	'add' operation ('lsb_index') [668]  (1.14 ns)
	'shl' operation ('shl_ln949_5') [675]  (0 ns)
	'or' operation ('or_ln949_14') [676]  (0 ns)
	'and' operation ('and_ln949_14') [677]  (0 ns)
	'icmp' operation ('icmp_ln949_5') [678]  (1.28 ns)
	'select' operation ('select_ln946_5') [688]  (0 ns)
	'select' operation ('select_ln958_11') [692]  (0.345 ns)

 <State 76>: 6.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln959_5') [685]  (1.14 ns)
	'shl' operation ('shl_ln959_5') [687]  (0 ns)
	'select' operation ('m') [693]  (0 ns)
	'add' operation ('m') [695]  (1.36 ns)
	'select' operation ('select_ln943_5') [699]  (0.4 ns)
	'add' operation ('add_ln964_5') [702]  (1.03 ns)
	'select' operation ('select_ln935_2') [707]  (0.286 ns)
	'fcmp' operation ('tmp_20', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [714]  (1.91 ns)

 <State 77>: 6.89ns
The critical path consists of the following:
	'fcmp' operation ('tmp_20', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [714]  (1.91 ns)
	'and' operation ('and_ln224_1', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224) [715]  (0 ns)
	'select' operation ('ireg') [718]  (0.438 ns)
	'sub' operation ('F2') [729]  (0.996 ns)
	'add' operation ('add_ln581_2') [731]  (0.996 ns)
	'select' operation ('sh_amt') [733]  (0.369 ns)
	'icmp' operation ('icmp_ln585_2') [751]  (0.829 ns)
	'and' operation ('and_ln585_2') [752]  (0 ns)
	'select' operation ('select_ln571_11') [758]  (1.35 ns)

 <State 78>: 2.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln604_2') [745]  (0 ns)
	'select' operation ('select_ln571_10') [756]  (0 ns)
	'select' operation ('select_ln571_13') [760]  (1.28 ns)
	'select' operation ('select_ln571_14') [762]  (0.286 ns)
	'store' operation ('store_ln998', PartitionAcceleratorHLS/src/system.cpp:998) of variable 'select_ln571_14' on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [763]  (0.73 ns)

 <State 79>: 0.73ns
The critical path consists of the following:
	'store' operation ('store_ln731') of constant 2146435072 on array 'new_z_i.V', PartitionAcceleratorHLS/src/system.cpp:1001 [766]  (0.73 ns)

 <State 80>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:1003) with incoming values : ('add_ln1003', PartitionAcceleratorHLS/src/system.cpp:1003) [769]  (0 ns)
	'getelementptr' operation ('new_z_i_index_V_addr_5') [778]  (0 ns)
	'load' operation ('__Val2__') on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [779]  (0.73 ns)

 <State 81>: 4.51ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'new_z_i_index.V', PartitionAcceleratorHLS/src/system.cpp:928 [779]  (0.73 ns)
	'add' operation ('ret.V') [784]  (0.996 ns)
	'select' operation ('select_ln850') [785]  (0 ns)
	'select' operation ('ret.V') [786]  (0.369 ns)
	'add' operation ('add_ln1004', PartitionAcceleratorHLS/src/system.cpp:1004) [789]  (1.12 ns)
	'getelementptr' operation ('points_addr', PartitionAcceleratorHLS/src/system.cpp:1004) [794]  (0 ns)
	'load' operation ('points_load', PartitionAcceleratorHLS/src/system.cpp:1004) on array 'points' [795]  (1.3 ns)

 <State 82>: 2.03ns
The critical path consists of the following:
	'load' operation ('points_load', PartitionAcceleratorHLS/src/system.cpp:1004) on array 'points' [795]  (1.3 ns)
	'store' operation ('store_ln1004', PartitionAcceleratorHLS/src/system.cpp:1004) of variable 'z_bits' on array 'new_z_i.V', PartitionAcceleratorHLS/src/system.cpp:1001 [798]  (0.73 ns)

 <State 83>: 0.73ns
The critical path consists of the following:
	'store' operation ('store_ln731') of constant 2146435072 on array 'new_z_i_atTop.V', PartitionAcceleratorHLS/src/system.cpp:1011 [801]  (0.73 ns)

 <State 84>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:1015) with incoming values : ('add_ln1015', PartitionAcceleratorHLS/src/system.cpp:1015) [804]  (0 ns)
	'getelementptr' operation ('get_radiiradii_addr_1', PartitionAcceleratorHLS/include/types.h:98) [816]  (0 ns)
	'load' operation ('v', PartitionAcceleratorHLS/include/types.h:98) on array 'get_radiiradii' [817]  (0.73 ns)

 <State 85>: 3.35ns
The critical path consists of the following:
	'load' operation ('v', PartitionAcceleratorHLS/include/types.h:98) on array 'get_radiiradii' [817]  (0.73 ns)
	'select' operation ('radius_j.V') [820]  (0 ns)
	'add' operation ('ret.V') [822]  (1.13 ns)
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 86>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 87>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 88>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 89>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 90>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 91>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 92>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 93>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 94>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 95>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 96>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 97>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 98>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 99>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 100>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 101>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 102>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 103>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 104>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 105>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 106>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 107>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 108>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 109>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 110>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 111>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 112>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 113>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 114>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 115>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 116>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 117>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 118>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 119>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 120>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 121>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 122>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 123>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 124>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 125>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 126>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 127>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 128>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 129>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 130>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 131>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 132>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 133>: 1.48ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148') [824]  (1.48 ns)

 <State 134>: 7.05ns
The critical path consists of the following:
	'load' operation ('lhs', PartitionAcceleratorHLS/src/system.cpp:1015) on array 'new_z_i.V', PartitionAcceleratorHLS/src/system.cpp:1001 [814]  (0.73 ns)
	'sub' operation ('ret.V') [827]  (1.14 ns)
	'mul' operation ('r.V') [830]  (3.87 ns)
	'add' operation ('ret.V') [831]  (1.31 ns)

 <State 135>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('new_z_i_atTop_V_addr', PartitionAcceleratorHLS/src/system.cpp:1014) [835]  (0 ns)
	'store' operation ('store_ln1014', PartitionAcceleratorHLS/src/system.cpp:1014) of variable 'this.V' on array 'new_z_i_atTop.V', PartitionAcceleratorHLS/src/system.cpp:1011 [836]  (0.73 ns)

 <State 136>: 1.43ns
The critical path consists of the following:
	'sub' operation ('sub_i_i487', PartitionAcceleratorHLS/src/system.cpp:672) [841]  (1.14 ns)
	'select' operation ('tmp.V', PartitionAcceleratorHLS/src/system.cpp:672) [842]  (0.286 ns)

 <State 137>: 0.73ns
The critical path consists of the following:
	'phi' operation ('i', PartitionAcceleratorHLS/src/system.cpp:1027) with incoming values : ('add_ln1027', PartitionAcceleratorHLS/src/system.cpp:1027) [846]  (0 ns)
	'getelementptr' operation ('new_z_i_atTop_V_addr_2') [857]  (0 ns)
	'load' operation ('__Val2__') on array 'new_z_i_atTop.V', PartitionAcceleratorHLS/src/system.cpp:1011 [858]  (0.73 ns)

 <State 138>: 1.87ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'new_z_i_atTop.V', PartitionAcceleratorHLS/src/system.cpp:1011 [858]  (0.73 ns)
	'sub' operation ('tmp.V') [861]  (1.14 ns)

 <State 139>: 7.27ns
The critical path consists of the following:
	'select' operation ('m') [862]  (0.286 ns)
	'cttz' operation ('l') [864]  (0 ns)
	'sub' operation ('sub_ln944_6') [865]  (1.14 ns)
	'add' operation ('lsb_index') [866]  (1.14 ns)
	'shl' operation ('shl_ln949_6') [873]  (0 ns)
	'or' operation ('or_ln949_15') [874]  (0 ns)
	'and' operation ('and_ln949_16') [875]  (0 ns)
	'icmp' operation ('icmp_ln949_6') [876]  (1.28 ns)
	'select' operation ('select_ln946_6') [886]  (0 ns)
	'select' operation ('select_ln958_13') [890]  (0.345 ns)
	'add' operation ('m') [893]  (1.36 ns)
	'select' operation ('select_ln943_6') [897]  (0.4 ns)
	'add' operation ('add_ln964_6') [900]  (1.03 ns)
	'select' operation ('select_ln935_3') [905]  (0.286 ns)

 <State 140>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', PartitionAcceleratorHLS/src/system.cpp:1028) [948]  (7.3 ns)

 <State 141>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', PartitionAcceleratorHLS/src/system.cpp:1028) [948]  (7.3 ns)

 <State 142>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('__x', PartitionAcceleratorHLS/src/system.cpp:1028) [948]  (7.3 ns)

 <State 143>: 1.67ns
The critical path consists of the following:
	'fpext' operation ('d') [953]  (1.67 ns)

 <State 144>: 2.82ns
The critical path consists of the following:
	'fpext' operation ('d') [953]  (1.67 ns)
	'icmp' operation ('icmp_ln571_3') [964]  (1.14 ns)

 <State 145>: 7.2ns
The critical path consists of the following:
	'sub' operation ('F2') [965]  (0.996 ns)
	'add' operation ('add_ln581_3') [967]  (0.996 ns)
	'select' operation ('sh_amt') [969]  (0.369 ns)
	'icmp' operation ('icmp_ln585_3') [973]  (0.829 ns)
	'and' operation ('and_ln585_3') [987]  (0 ns)
	'select' operation ('select_ln585') [988]  (1.35 ns)
	'select' operation ('select_ln603') [992]  (1.28 ns)
	'select' operation ('layerSMin.V') [996]  (0.286 ns)
	'icmp' operation ('icmp_ln1495_9') [997]  (0.802 ns)
	'select' operation ('layerSMin.V') [1000]  (0.286 ns)

 <State 146>: 1.17ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln200', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:200) [1004]  (0.802 ns)
	'select' operation ('select_ln985', PartitionAcceleratorHLS/src/system.cpp:985) [1006]  (0.369 ns)

 <State 147>: 3.3ns
The critical path consists of the following:
	'load' operation ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) on array 'new_z_i_atTop.V', PartitionAcceleratorHLS/src/system.cpp:1011 [1009]  (0.73 ns)
	'sub' operation ('ret.V') [1011]  (1.14 ns)
	'sub' operation ('tmp.V') [1017]  (1.14 ns)
	'select' operation ('tmp.V') [1018]  (0.286 ns)

 <State 148>: 6.61ns
The critical path consists of the following:
	'cttz' operation ('tmp_1') [1022]  (0 ns)
	'sub' operation ('sub_ln944_8') [1024]  (1.14 ns)
	'add' operation ('lsb_index') [1025]  (1.14 ns)
	'shl' operation ('shl_ln949_8') [1034]  (0 ns)
	'and' operation ('and_ln949_8') [1036]  (0 ns)
	'or' operation ('or_ln949_9') [1038]  (0 ns)
	'icmp' operation ('icmp_ln949_8') [1040]  (1.28 ns)
	'select' operation ('select_ln946_8') [1049]  (0 ns)
	'select' operation ('select_ln954') [1053]  (0.345 ns)
	'add' operation ('m') [1057]  (1.28 ns)
	'select' operation ('select_ln943_8') [1061]  (0.4 ns)
	'add' operation ('add_ln964_8') [1064]  (1.03 ns)

 <State 149>: 1.67ns
The critical path consists of the following:
	'phi' operation ('__x') with incoming values : ('bitcast_ln744_7') [1071]  (0 ns)
	'fpext' operation ('conv1', PartitionAcceleratorHLS/src/system.cpp:1050) [1076]  (1.67 ns)

 <State 150>: 3.73ns
The critical path consists of the following:
	'fpext' operation ('conv1', PartitionAcceleratorHLS/src/system.cpp:1050) [1076]  (1.67 ns)
	'dcmp' operation ('tmp_23', PartitionAcceleratorHLS/src/system.cpp:1050) [1083]  (2.06 ns)

 <State 151>: 2.67ns
The critical path consists of the following:
	'dcmp' operation ('tmp_23', PartitionAcceleratorHLS/src/system.cpp:1050) [1083]  (2.06 ns)
	'and' operation ('and_ln1050', PartitionAcceleratorHLS/src/system.cpp:1050) [1084]  (0.148 ns)
	multiplexor before 'phi' operation ('z_bits') with incoming values : ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) ('z_bits') [1097]  (0.46 ns)

 <State 152>: 1.3ns
The critical path consists of the following:
	'load' operation ('points_load_49', PartitionAcceleratorHLS/src/system.cpp:1052) on array 'points' [1093]  (1.3 ns)

 <State 153>: 2.57ns
The critical path consists of the following:
	'phi' operation ('z_bits') with incoming values : ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) ('z_bits') [1097]  (0 ns)
	'sub' operation ('ret.V') [1099]  (1.14 ns)
	'sub' operation ('tmp.V') [1105]  (1.14 ns)
	'select' operation ('tmp.V') [1106]  (0.286 ns)

 <State 154>: 6.61ns
The critical path consists of the following:
	'cttz' operation ('tmp_3') [1110]  (0 ns)
	'sub' operation ('sub_ln944_9') [1112]  (1.14 ns)
	'add' operation ('lsb_index') [1113]  (1.14 ns)
	'shl' operation ('shl_ln949_9') [1122]  (0 ns)
	'and' operation ('and_ln949_10') [1124]  (0 ns)
	'or' operation ('or_ln949_10') [1126]  (0 ns)
	'icmp' operation ('icmp_ln949_9') [1128]  (1.28 ns)
	'select' operation ('select_ln946_9') [1137]  (0 ns)
	'select' operation ('select_ln954_2') [1141]  (0.345 ns)
	'add' operation ('m') [1145]  (1.28 ns)
	'select' operation ('select_ln943_9') [1149]  (0.4 ns)
	'add' operation ('add_ln964_9') [1152]  (1.03 ns)

 <State 155>: 1.67ns
The critical path consists of the following:
	'phi' operation ('__x') with incoming values : ('bitcast_ln744_8') [1159]  (0 ns)
	'fpext' operation ('conv2', PartitionAcceleratorHLS/src/system.cpp:1055) [1164]  (1.67 ns)

 <State 156>: 3.73ns
The critical path consists of the following:
	'fpext' operation ('conv2', PartitionAcceleratorHLS/src/system.cpp:1055) [1164]  (1.67 ns)
	'dcmp' operation ('tmp_26', PartitionAcceleratorHLS/src/system.cpp:1055) [1171]  (2.06 ns)

 <State 157>: 2.67ns
The critical path consists of the following:
	'dcmp' operation ('tmp_26', PartitionAcceleratorHLS/src/system.cpp:1055) [1171]  (2.06 ns)
	'and' operation ('and_ln1055', PartitionAcceleratorHLS/src/system.cpp:1055) [1172]  (0.148 ns)
	multiplexor before 'phi' operation ('z_bits') with incoming values : ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) ('z_bits') [1186]  (0.46 ns)

 <State 158>: 1.3ns
The critical path consists of the following:
	'load' operation ('points_load_50', PartitionAcceleratorHLS/src/system.cpp:1057) on array 'points' [1182]  (1.3 ns)

 <State 159>: 2.57ns
The critical path consists of the following:
	'phi' operation ('z_bits') with incoming values : ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) ('z_bits') [1186]  (0 ns)
	'sub' operation ('ret.V') [1188]  (1.14 ns)
	'sub' operation ('tmp.V') [1194]  (1.14 ns)
	'select' operation ('tmp.V') [1195]  (0.286 ns)

 <State 160>: 6.61ns
The critical path consists of the following:
	'cttz' operation ('tmp_5') [1199]  (0 ns)
	'sub' operation ('sub_ln944_10') [1201]  (1.14 ns)
	'add' operation ('lsb_index') [1202]  (1.14 ns)
	'shl' operation ('shl_ln949_10') [1211]  (0 ns)
	'and' operation ('and_ln949_12') [1213]  (0 ns)
	'or' operation ('or_ln949_11') [1215]  (0 ns)
	'icmp' operation ('icmp_ln949_10') [1217]  (1.28 ns)
	'select' operation ('select_ln946_10') [1226]  (0 ns)
	'select' operation ('select_ln954_4') [1230]  (0.345 ns)
	'add' operation ('m') [1234]  (1.28 ns)
	'select' operation ('select_ln943_10') [1238]  (0.4 ns)
	'add' operation ('add_ln964_10') [1241]  (1.03 ns)

 <State 161>: 1.67ns
The critical path consists of the following:
	'phi' operation ('__x') with incoming values : ('bitcast_ln744_9') [1248]  (0 ns)
	'fpext' operation ('conv3', PartitionAcceleratorHLS/src/system.cpp:1060) [1253]  (1.67 ns)

 <State 162>: 3.73ns
The critical path consists of the following:
	'fpext' operation ('conv3', PartitionAcceleratorHLS/src/system.cpp:1060) [1253]  (1.67 ns)
	'dcmp' operation ('tmp_29', PartitionAcceleratorHLS/src/system.cpp:1060) [1260]  (2.06 ns)

 <State 163>: 2.67ns
The critical path consists of the following:
	'dcmp' operation ('tmp_29', PartitionAcceleratorHLS/src/system.cpp:1060) [1260]  (2.06 ns)
	'and' operation ('and_ln1060', PartitionAcceleratorHLS/src/system.cpp:1060) [1261]  (0.148 ns)
	multiplexor before 'phi' operation ('z_bits') with incoming values : ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) ('z_bits') [1275]  (0.46 ns)

 <State 164>: 1.3ns
The critical path consists of the following:
	'load' operation ('points_load_51', PartitionAcceleratorHLS/src/system.cpp:1062) on array 'points' [1271]  (1.3 ns)

 <State 165>: 5.3ns
The critical path consists of the following:
	'phi' operation ('z_bits') with incoming values : ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1048) ('z_bits') [1275]  (0 ns)
	'sub' operation ('ret.V') [1277]  (1.14 ns)
	'mul' operation ('r.V') [1279]  (3.87 ns)
	'select' operation ('z_top_min.V', PartitionAcceleratorHLS/src/system.cpp:1065) [1282]  (0.286 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
