Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Oct 14 10:21:42 2019
| Host         : agostini-XPS-15 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   347 |
|    Minimum number of control sets                        |   294 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    53 |
| Unused register locations in slices containing registers |  1042 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   347 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |    21 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    13 |
| >= 16              |   115 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1337 |          452 |
| No           | No                    | Yes                    |             322 |          107 |
| No           | Yes                   | No                     |             665 |          250 |
| Yes          | No                    | No                     |            1377 |          420 |
| Yes          | No                    | Yes                    |             223 |           54 |
| Yes          | Yes                   | No                     |            2714 |          778 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int5q                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[14]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                1 |              1 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int6                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/sclk_s                                                                                                                                                                                                                         | reset                                                                                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/mosi_s2_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[7]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[6]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/load_buf_int                                                                                                                                                                                                                            | ipbus/udp_if/ARP/set_addr_int1                                                                                                                                                                                                          |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[0]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[1]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[2]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[3]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                                                                   | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                1 |              1 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RX_DV_REG2                                                                                                                                         | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE                                                                                                                        |                1 |              1 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[8]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[4]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufin[5]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN_1                                                                                                                                                                                                      |                2 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_RX_RST_ASYNCH                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0200_inv                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/Mcount_DATA_COUNT_val                                                                                                                     |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Reset_OR_DriverANDClockEnable                                                                                                 |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/INT_TX_RST_ASYNCH                                                                                                                                 |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable22                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int4q                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | vio0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                            |                1 |              3 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                                                                                                                                            | Inst_system_clocks/rsto_125_repN                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                                                                   | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                1 |              3 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                2 |              3 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  clk_base_xc7a_i_IBUF_BUFG                         | vio0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                   | vio0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                            |                1 |              3 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0156                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv1                                                                                                                    | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Reset_OR_DriverANDClockEnable1                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable13                                                                                                      |                2 |              3 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count[2]_PWR_56_o_LessThan_17_o                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_val                                                                                         |                1 |              3 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_ram_selector/write_i_reg0                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                                                                                 |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/RARP_block/req_end                                                                                                                                                                                                                          | ipbus/udp_if/RARP_block/req_end[5]_i_1_n_0                                                                                                                                                                                              |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/tx_main/addr_to_set_int                                                                                                                                                                                                    |                2 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/tx_transactor/req_resend_i_1_n_0                                                                                                                                                                                           |                2 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125                                                                                                                                                                                                             |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                                                                                                                                           | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[15]_i_1_n_0                                                                                                                                                                                                           | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_ram_selector/send_i_reg0                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                                                                                                                                           | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_ram_selector/send_i[3]_i_1_n_0                                                                                                                                                                                                           | Inst_system_clocks/rsto_125_repN_4                                                                                                                                                                                                      |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[23]_i_1_n_0                                                                                                                                                                                                           | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_ram_selector/write_i_reg0                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_4                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | vio0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out[0]_i_6_0                                                                                                                                                                       |                2 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_load_count_val                                                                                         |                1 |              4 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11                                                                                                             |                2 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/counting_reg__0                                                                                                                                                                                                                     | ipbus/udp_if/tx_main/counter[4]_i_1_n_0                                                                                                                                                                                                 |                2 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/byteswap_int9_out                                                                                                                                                                                                                   | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                1 |              5 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              5 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/_n0520_inv1                                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable10                                                                                                             |                2 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_2_n_0                                                                                                                                                                                                     | ipbus/udp_if/tx_main/udpram_end_addr_int[12]_i_1_n_0                                                                                                                                                                                    |                2 |              5 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/_n0281_inv                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                2 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[7]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                2 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/set_addr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[9]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                3 |              5 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_hdr_int[7]_i_1_n_0                                                                                                                                                                                                            | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                2 |              5 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0127_inv                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable                                                                                                             |                2 |              5 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0351_inv                                                                                                                     | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/Mcount_counter_val                                                                                            |                2 |              6 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                               | Inst_system_clocks/rsto_ipb                                                                                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/history[6]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/user_side_FIFO/rx_fifo_i/p_1_in                                                                                                                                                                                                          | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                2 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[10]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                1 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                                             | ipbus/udp_if/RARP_block/req_end                                                                                                                                                                                                         |                2 |              6 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1106_inv                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_mask1                                                                                                                                                                                                                  | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |              6 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/set_addr_buf1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[5]__0_i_1_n_0                                                                                                                                                                                                           | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |              6 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                                                                                                             | ipbus/udp_if/rx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                                                                                                                      |                2 |              7 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/_n0100_inv                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable                                                                                                        |                3 |              7 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[22]__0_i_1_n_0                                                                                                                                                                                                    | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/FSM_onehot_state[2]_i_1_n_0                                                                                                                                                                                                            | Inst_system_clocks/rsto_ipb                                                                                                                                                                                                             |                2 |              7 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/int_data_int[7]_i_2_n_0                                                                                                                                                                                                             | ipbus/udp_if/payload/int_data_int[7]_i_1_n_0                                                                                                                                                                                            |                3 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0100_inv                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[15]_i_1_n_0                                                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[13]__0_i_1_n_0                                                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/ARP/p_0_in                                                                                                                                                                                                                 |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/payload/payload_data_sig[7]_i_1_n_0                                                                                                                                                                                        |                3 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXIS_MAC_TREADY                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/payload/shift_buf1                                                                                                                                                                                                         |                1 |              8 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/words_todo[7]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/words_done0                                                                                                                                                                                                                               | ipbus/trans/sm/tx_hdr                                                                                                                                                                                                                   |                4 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/payload_len[7]_i_1_n_0                                                                                                                                                                                                              | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/mac_tx_data_int[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/buf_to_load_int[15]_i_1_n_0                                                                                                                                                                                                         | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/buf_to_load_int[7]_i_1_n_0                                                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_state[1]_rx_enable_AND_8_o                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CRC_CE                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/CRC_CE                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/ping/ping_data[7]_i_1_n_0                                                                                                                                                                                                  |                3 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1212_inv                                                                                                                                            | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0848                                                                                                                               |                5 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/ping/shift_buf[7]_i_1_n_0                                                                                                                                                                                                  |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/status/status_we0                                                                                                                                                                                                          |                4 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0869_inv                                                                                                                                            | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_cksum_int[15]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udp_len_int[15]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/_n0250_inv                                                                                                                                  | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udp_len_int[7]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/pay_len[7]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/rxd[7]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_len_int[15]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/buf_to_load_int[7]_i_1_n_0                                                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/buf_to_load_int[15]_i_1_n_0                                                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/s_word[15]_i_1_n_0                                                                                                                                                                                                                          | reset                                                                                                                                                                                                                                   |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_len_int[7]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/s_word[7]_i_1_n_0                                                                                                                                                                                                                           | reset                                                                                                                                                                                                                                   |                3 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0183_inv                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                4 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable17                                                                                                      |                1 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Reset_OR_DriverANDClockEnable25                                                                                                      |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ip_cksum_int[7]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_2_n_0                                                                                                                                                                                                      | ipbus/udp_if/tx_main/udpram_end_addr_int[7]_i_1_n_0                                                                                                                                                                                     |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/int_data_int[7]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              8 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int1q                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int2q                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/special_int[7]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                                                                                                                       | ipbus/udp_if/rx_packet_parser/pkt_data[7]_i_1_n_0                                                                                                                                                                                       |                1 |              8 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/CONFIG_SELECT.CRCGEN2/int3q                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/ipb_out[ipb_strobe]                                                                                                                                                                                                                       | ipbus/trans/sm/timer0                                                                                                                                                                                                                   |                3 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                                                                                                                    | ipbus/udp_if/rx_packet_parser/pkt_data[7]__1_i_1_n_0                                                                                                                                                                                    |                1 |              8 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/IPADDR/My_IP_addr[27]_i_1_n_0                                                                                                                                                                                              |                3 |              9 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/raddr0                                                                                                                                                                                                                                 | ipbus/trans/iface/dinit                                                                                                                                                                                                                 |                3 |              9 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/waddr03_out                                                                                                                                                                                                                            | ipbus/trans/iface/waddr                                                                                                                                                                                                                 |                3 |              9 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | reset                                                                                                                                                                                                                                   |                4 |              9 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/rx_ram_mux/rxram_end_addr[12]_i_1_n_0                                                                                                                                                                                      |                3 |              9 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg_n_0_[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              9 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                                               | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                3 |              9 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                                            | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTB                                                                                                                                                                                           |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12                                                                                                             |                2 |             10 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_dsp/addr_out1[9]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                                                                                                                       | Inst_system_clocks/rsto_125_repN_3                                                                                                                                                                                                      |                5 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                4 |             10 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_dsp/addr_out0[9]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_accept_pipe[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[10]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                3 |             10 |
|  clk_base_xc7a_i_IBUF_BUFG                         | square_w/address_out[9]_i_1_n_0                                                                                                                                                                                                                          | vio0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                               |                4 |             10 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/msk_mask0_in[9]                                                                                                                                                                                                            | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |             10 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0387_inv                                                                                                                                     | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                5 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[0]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                2 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_byte_sum/clr_sum_buf1                                                                                                                                                                                                                    | ipbus/udp_if/tx_byte_sum/hi_byte_int[7]__0_i_1_n_0                                                                                                                                                                                      |                3 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/unreliable_data[29]                                                                                                                                                                                                        | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                3 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                              | ipbus/udp_if/rx_packet_parser/reliable_data[11]_i_1_n_0                                                                                                                                                                                 |                2 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[7]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                3 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[9]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                2 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/addr_int[10]__0_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             11 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                8 |             11 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0404_inv                                                                                                                                     | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable                                                                                                 |                3 |             11 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_start_addr_load                                                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                2 |             12 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                3 |             12 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTB                                                                                                                                                                                           |                3 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[46]__2_i_1_n_0                                                                                                                                                                                                    | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                4 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/addr_int[12]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                3 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                                              | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                4 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                                                     | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                3 |             12 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_en                                                                                                                                                                                                     | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTB                                                                                                                                                                                           |                3 |             12 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN                                                                                                                                                                                                        |                4 |             12 |
|  Inst_system_clocks/clko_ipb                       |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_ipb                                                                                                                                                                                                             |                4 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/internal_ram_shim/end_address_buf[0]                                                                                                                                                                                                        | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                2 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/end_addr_int[12]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/internal_ram_shim/p_0_in                                                                                                                                                                                                   |                2 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/end_addr_i[12]_i_2_n_0                                                                                                                                                                                                                 | ipbus/udp_if/ping/end_addr_i[12]_i_1_n_0                                                                                                                                                                                                |                3 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ping/addr_int[10]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                4 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/internal_ram_shim/end_address_buf[1]                                                                                                                                                                                                        | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                4 |             13 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                2 |             14 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/addr                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             14 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1218_inv                                                                                                                                            | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_cst1                                                                                                                     |                4 |             14 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/rxram_busy_int_i_1_n_0                                                                                                                                                                                                              | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                5 |             14 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0361_inv                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             14 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                7 |             15 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTA                                                                                                                                                                                           |                6 |             15 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[14]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                2 |             15 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/_n0361_inv                                                                                                                                     | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/Mcount_FRAME_COUNTER_val                                                                                                      |                4 |             15 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1023_inv                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             15 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08331                                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                4 |             15 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[8]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                4 |             15 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | vio0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                   |                3 |             15 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[4]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[5]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[6]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                3 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[3]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |                3 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0176_inv                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[2]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[1]                                                                                                                                                                                                                 | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[15][15]_i_1_n_0                                                                                                                                                                                                    | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                4 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[13]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                5 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[12]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_5                                                                                                                                                                                                      |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_transactor/pkt_id_buf[11]                                                                                                                                                                                                                | Inst_system_clocks/rsto_125_repN_7                                                                                                                                                                                                      |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/resend/resend_pkt_id_int                                                                                                                                                                                                                    | ipbus/udp_if/resend/resend_pkt_id_int[15]_i_1_n_0                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/_n0068_inv                                                                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |                4 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/next_pkt_id_int0                                                                                                                                                                                                              | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |                5 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         | vio0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                             | vio0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                            |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                              | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                4 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1183_inv                                                                                                                                            | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |                3 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         | vio0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/_n0123_inv1                                                                                                                                                | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable                                                                                                             |                5 |             16 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/rctr01_out                                                                                                                                                                                                                             | ipbus/trans/iface/rctr0                                                                                                                                                                                                                 |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/word[15]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/wctr0                                                                                                                                                                                                                                  | ipbus/trans/iface/p_0_in                                                                                                                                                                                                                |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX_PAUSE/_n0034_inv                                                                                                                                           | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                5 |             17 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | Inst_system_clocks/clkdiv/clear                                                                                                                                                                                                         |                5 |             17 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | eth_mac_block_1/user_side_FIFO/rx_fifo_i/RSTB                                                                                                                                                                                           |                9 |             19 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/ARP/buf_to_load_int[47]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             19 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/rx_ram_mux/dia[7]_i_1_n_0                                                                                                                                                                                                  |                6 |             20 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTB                                                                                                                                                                                           |                8 |             20 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTA                                                                                                                                                                                           |                8 |             20 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/_n0365                                                                                                                                                       | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |                9 |             21 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0871_inv                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             21 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/reliable_data                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             22 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/IPADDR/IP_addr_rx_vld                                                                                                                                                                                                                       | Inst_system_clocks/rsto_125_repN_1                                                                                                                                                                                                      |                3 |             22 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/s_txd                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             24 |
|  Inst_system_clocks/sysclk_o                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/bufout                                                                                                                                                                                                                         | reset                                                                                                                                                                                                                                   |                6 |             25 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/ENB                                                                                                                                                                                                             | eth_mac_block_1/user_side_FIFO/tx_fifo_i/RSTB                                                                                                                                                                                           |                9 |             26 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/user_side_FIFO/tx_fifo_i/ENB                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             27 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/RARP_block/counter_int[23]_i_1_n_0                                                                                                                                                                                         |                8 |             27 |
|  clk_base_xc7a_i_IBUF_BUFG                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                                     | Inst_system_clocks/rsto_125_repN                                                                                                                                                                                                        |               14 |             29 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/tx_hdr                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/rmw_result[31]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/tcnt[0]_i_1_n_0                                                                                                                                                                                                                | reset                                                                                                                                                                                                                                   |                8 |             32 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/rmw_write                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/sm/ack                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             32 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/hlen0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/payload/ipbus_hdr_int0                                                                                                                                                                                                                      | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               13 |             32 |
|  Inst_system_clocks/clko_ipb                       | ipbus/trans/iface/rxf0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_dsp/cnt[31]_i_1_n_0                                                                                                                                                                                                                                  | vio0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                               |                7 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_dsp/x_sum[31]_i_1_n_0                                                                                                                                                                                                                                | vio0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                               |               10 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FCS_CHECK/CLKEN_CE_IN_AND_200_o                                                                                                                              | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/RECLOCK_RX_CONFIG                                                                                                                           |               15 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/IPADDR/IP_addr_rx_int                                                                                                                                                                                                                       | ipbus/udp_if/IPADDR/IP_addr_rx_int[31]_i_1_n_0                                                                                                                                                                                          |                7 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/rcnt                                                                                                                                                                                                                           | reset                                                                                                                                                                                                                                   |                6 |             32 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/PREAMBLE_PIPE[2]                                                                                                                     |               16 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/RARP_block/tick                                                                                                                                                                                                                             | Inst_system_clocks/rsto_125_repN_4                                                                                                                                                                                                      |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/flash_master/wcnt                                                                                                                                                                                                                           | reset                                                                                                                                                                                                                                   |                6 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/bcnt[31]_i_1_n_0                                                                                                                                                                                                                            | reset                                                                                                                                                                                                                                   |                5 |             32 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/cnt[0]_i_1_n_0                                                                                                                                                                                                                              | reset                                                                                                                                                                                                                                   |                8 |             32 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_en                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             33 |
|  clk_base_xc7a_i_IBUF_BUFG                         | flash_master/we_out_i_1_n_0                                                                                                                                                                                                                              | reset                                                                                                                                                                                                                                   |                9 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             35 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             36 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               23 |             38 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                                                                                                                    | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |                8 |             39 |
|  Inst_system_clocks/clko_ipb                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             40 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]__0_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             40 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |               19 |             45 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |               19 |             45 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/_n0172_inv                                                                                                                                                 | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |               11 |             48 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                                     | Inst_system_clocks/rsto_125_repN_2                                                                                                                                                                                                      |               17 |             49 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/tx_main/ipbus_out_valid                                                                                                                                                                                                                     | Inst_system_clocks/rsto_125_repN_6                                                                                                                                                                                                      |               20 |             50 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[126]__0_i_1_n_0                                                                                                                                                                                                   | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               11 |             52 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                                          | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |               24 |             53 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4                                                                                                                                |               26 |             55 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_enable_reg                                                                                                                               | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb                                                                                                                                      |               21 |             63 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          | Inst_system_clocks/rsto_125_repN_4                                                                                                                                                                                                      |               18 |             63 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             63 |
|  clk_base_xc7a_i_IBUF_BUFG                         | square_w/y                                                                                                                                                                                                                                               | vio0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                               |               14 |             66 |
|  eth_mac_block_1/trimac_block/mii_interface/tx_clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               34 |             67 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   | eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4                                                                                                                                |               28 |             69 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/rx_packet_parser/pkt_data[31]_i_1_n_0                                                                                                                                                                                                       | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               17 |             71 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/history[6]_i_1_n_0                                                                                                                                                                                                            | ipbus/udp_if/status_buffer/history[126]_i_1_n_0                                                                                                                                                                                         |               31 |             90 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               34 |             91 |
|  eth_mac_block_1/trimac_block/mii_interface/rx_clk | eth_mac_block_1/trimac_block/rx_enable                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               25 |             96 |
|  Inst_system_clocks/sysclk_x2_o                    | ipbus/udp_if/status_buffer/ipbus_in[127]_i_2_n_0                                                                                                                                                                                                         | ipbus/udp_if/status_buffer/ipbus_in[127]_i_1_n_0                                                                                                                                                                                        |               43 |            128 |
|  Inst_system_clocks/sysclk_x2_o                    | eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid                                                                                                                                                                                             | ipbus/udp_if/rx_reset_block/rx_reset                                                                                                                                                                                                    |               36 |            163 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          | vio0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/probe_out0[0]                                                                                                                                                               |               56 |            168 |
|  clk_base_xc7a_i_IBUF_BUFG                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               62 |            233 |
|  clk_base_xc7a_i_IBUF_BUFG                         | fir_dsp/o0[31]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              106 |            421 |
|  Inst_system_clocks/sysclk_x2_o                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              268 |            827 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


