{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572897666820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572897666820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 01:31:06 2019 " "Processing started: Tue Nov  5 01:31:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572897666820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897666820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897666821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572897667015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572897667015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/ALU.vhdl 13 6 " "Found 13 design units, including 6 entities, in source file codes/ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project " "Found design unit 1: project" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_16bit-Equations " "Found design unit 2: adder_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 nand_16bit-Equations " "Found design unit 3: nand_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor_16bit-Equations " "Found design unit 4: subtractor_16bit-Equations" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 MUX_4-arch " "Found design unit 5: MUX_4-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 TwosCompliment-arch " "Found design unit 6: TwosCompliment-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-arch " "Found design unit 7: ALU-arch" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 206 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_ENTITY_NAME" "2 nand_16bit " "Found entity 2: nand_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor_16bit " "Found entity 3: subtractor_16bit" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX_4 " "Found entity 4: MUX_4" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_ENTITY_NAME" "5 TwosCompliment " "Found entity 5: TwosCompliment" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage6-behav " "Found design unit 1: stage6-behav" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678059 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage6 " "Found entity 1: stage6" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage5-behav " "Found design unit 1: stage5-behav" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678059 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage5 " "Found entity 1: stage5" {  } { { "codes/stage5.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage4-behav " "Found design unit 1: stage4-behav" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678060 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage4 " "Found entity 1: stage4" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage3-behave " "Found design unit 1: stage3-behave" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678061 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage3 " "Found entity 1: stage3" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage2-behave " "Found design unit 1: stage2-behave" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678062 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage2 " "Found entity 1: stage2" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/stage1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/stage1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stage1-behave " "Found design unit 1: stage1-behave" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678062 ""} { "Info" "ISGN_ENTITY_NAME" "1 stage1 " "Found entity 1: stage1" {  } { { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-kahipan " "Found design unit 1: shifter-kahipan" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678063 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "codes/shifter.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/risc_pipelining.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/risc_pipelining.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_pipelining-behave " "Found design unit 1: risc_pipelining-behave" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678064 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_pipelining " "Found entity 1: risc_pipelining" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678065 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "codes/reg_file.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/reg_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/memory.vhd 4 2 " "Found 4 design units, including 2 entities, in source file codes/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory1-Form " "Found design unit 1: memory1-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory2-Form " "Found design unit 2: memory2-Form" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678065 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory1 " "Found entity 1: memory1" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678065 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory2 " "Found entity 2: memory2" {  } { { "codes/memory.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/lm_sm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/lm_sm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-atrangi " "Found design unit 1: controller-atrangi" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678066 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "codes/lm_sm_fsm.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/lm_sm_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897678066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_pipelining " "Elaborating entity \"risc_pipelining\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572897678125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2_5 risc_pipelining.vhd(363) " "Verilog HDL or VHDL warning at risc_pipelining.vhd(363): object \"t2_5\" assigned a value but never read" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_out_6 risc_pipelining.vhd(372) " "Verilog HDL or VHDL warning at risc_pipelining.vhd(372): object \"valid_out_6\" assigned a value but never read" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lm_active risc_pipelining.vhd(426) " "VHDL Process Statement warning at risc_pipelining.vhd(426): signal \"lm_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_active risc_pipelining.vhd(426) " "VHDL Process Statement warning at risc_pipelining.vhd(426): signal \"sm_active\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 426 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_init_mem_addr risc_pipelining.vhd(428) " "VHDL Process Statement warning at risc_pipelining.vhd(428): signal \"load_init_mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[0\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[0\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[1\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[1\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[2\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[2\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[3\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[3\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[4\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[4\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[5\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[5\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[6\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[6\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[7\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[7\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[8\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[8\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[9\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[9\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[10\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[10\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[11\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[11\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[12\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[12\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[13\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[13\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[14\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[14\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_plus_imm_1\[15\] risc_pipelining.vhd(410) " "Inferred latch for \"pc_plus_imm_1\[15\]\" at risc_pipelining.vhd(410)" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 410 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678128 "|risc_pipelining"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller1 " "Elaborating entity \"controller\" for hierarchy \"controller:controller1\"" {  } { { "codes/risc_pipelining.vhd" "controller1" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter1\"" {  } { { "codes/risc_pipelining.vhd" "shifter1" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage1 stage1:stg1 " "Elaborating entity \"stage1\" for hierarchy \"stage1:stg1\"" {  } { { "codes/risc_pipelining.vhd" "stg1" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU stage1:stg1\|ALU:pc_alu " "Elaborating entity \"ALU\" for hierarchy \"stage1:stg1\|ALU:pc_alu\"" {  } { { "codes/stage1.vhd" "pc_alu" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit stage1:stg1\|ALU:pc_alu\|adder_16bit:add " "Elaborating entity \"adder_16bit\" for hierarchy \"stage1:stg1\|ALU:pc_alu\|adder_16bit:add\"" {  } { { "codes/ALU.vhdl" "add" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_16bit stage1:stg1\|ALU:pc_alu\|subtractor_16bit:subtractor " "Elaborating entity \"subtractor_16bit\" for hierarchy \"stage1:stg1\|ALU:pc_alu\|subtractor_16bit:subtractor\"" {  } { { "codes/ALU.vhdl" "subtractor" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678150 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_trash ALU.vhdl(116) " "Verilog HDL or VHDL warning at ALU.vhdl(116): object \"C_trash\" assigned a value but never read" {  } { { "codes/ALU.vhdl" "" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572897678150 "|stage1|ALU:pc_alu|subtractor_16bit:subtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosCompliment stage1:stg1\|ALU:pc_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc " "Elaborating entity \"TwosCompliment\" for hierarchy \"stage1:stg1\|ALU:pc_alu\|subtractor_16bit:subtractor\|TwosCompliment:tc\"" {  } { { "codes/ALU.vhdl" "tc" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16bit stage1:stg1\|ALU:pc_alu\|nand_16bit:nand1 " "Elaborating entity \"nand_16bit\" for hierarchy \"stage1:stg1\|ALU:pc_alu\|nand_16bit:nand1\"" {  } { { "codes/ALU.vhdl" "nand1" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 stage1:stg1\|ALU:pc_alu\|MUX_4:mux_alu " "Elaborating entity \"MUX_4\" for hierarchy \"stage1:stg1\|ALU:pc_alu\|MUX_4:mux_alu\"" {  } { { "codes/ALU.vhdl" "mux_alu" { Text "/home/parth/RISCwithPipelining/codes/ALU.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory1 stage1:stg1\|memory1:code_mem " "Elaborating entity \"memory1\" for hierarchy \"stage1:stg1\|memory1:code_mem\"" {  } { { "codes/stage1.vhd" "code_mem" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage2 stage2:stg2 " "Elaborating entity \"stage2\" for hierarchy \"stage2:stg2\"" {  } { { "codes/risc_pipelining.vhd" "stg2" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry1 stage2.vhd(63) " "Verilog HDL or VHDL warning at stage2.vhd(63): object \"carry1\" assigned a value but never read" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572897678155 "|risc_pipelining|stage2:stg2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero1 stage2.vhd(63) " "Verilog HDL or VHDL warning at stage2.vhd(63): object \"zero1\" assigned a value but never read" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572897678155 "|risc_pipelining|stage2:stg2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adi_yes1 stage2.vhd(64) " "Verilog HDL or VHDL warning at stage2.vhd(64): object \"adi_yes1\" assigned a value but never read" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572897678155 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[0\] stage2.vhd(90) " "Inferred latch for \"yin\[0\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678155 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[1\] stage2.vhd(90) " "Inferred latch for \"yin\[1\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678155 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[2\] stage2.vhd(90) " "Inferred latch for \"yin\[2\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[3\] stage2.vhd(90) " "Inferred latch for \"yin\[3\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[4\] stage2.vhd(90) " "Inferred latch for \"yin\[4\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[5\] stage2.vhd(90) " "Inferred latch for \"yin\[5\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[6\] stage2.vhd(90) " "Inferred latch for \"yin\[6\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[7\] stage2.vhd(90) " "Inferred latch for \"yin\[7\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[8\] stage2.vhd(90) " "Inferred latch for \"yin\[8\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[9\] stage2.vhd(90) " "Inferred latch for \"yin\[9\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[10\] stage2.vhd(90) " "Inferred latch for \"yin\[10\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[11\] stage2.vhd(90) " "Inferred latch for \"yin\[11\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[12\] stage2.vhd(90) " "Inferred latch for \"yin\[12\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[13\] stage2.vhd(90) " "Inferred latch for \"yin\[13\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[14\] stage2.vhd(90) " "Inferred latch for \"yin\[14\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yin\[15\] stage2.vhd(90) " "Inferred latch for \"yin\[15\]\" at stage2.vhd(90)" {  } { { "codes/stage2.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage2.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678156 "|risc_pipelining|stage2:stg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3 stage3:stg3 " "Elaborating entity \"stage3\" for hierarchy \"stage3:stg3\"" {  } { { "codes/risc_pipelining.vhd" "stg3" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678159 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[0\] stage3.vhd(74) " "Inferred latch for \"rf_a2\[0\]\" at stage3.vhd(74)" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678161 "|risc_pipelining|stage3:stg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[1\] stage3.vhd(74) " "Inferred latch for \"rf_a2\[1\]\" at stage3.vhd(74)" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678161 "|risc_pipelining|stage3:stg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[2\] stage3.vhd(74) " "Inferred latch for \"rf_a2\[2\]\" at stage3.vhd(74)" {  } { { "codes/stage3.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage3.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678161 "|risc_pipelining|stage3:stg3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4 stage4:stg4 " "Elaborating entity \"stage4\" for hierarchy \"stage4:stg4\"" {  } { { "codes/risc_pipelining.vhd" "stg4" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678161 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[0\] stage4.vhd(90) " "Inferred latch for \"ALU2\[0\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[1\] stage4.vhd(90) " "Inferred latch for \"ALU2\[1\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[2\] stage4.vhd(90) " "Inferred latch for \"ALU2\[2\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[3\] stage4.vhd(90) " "Inferred latch for \"ALU2\[3\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[4\] stage4.vhd(90) " "Inferred latch for \"ALU2\[4\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[5\] stage4.vhd(90) " "Inferred latch for \"ALU2\[5\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[6\] stage4.vhd(90) " "Inferred latch for \"ALU2\[6\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[7\] stage4.vhd(90) " "Inferred latch for \"ALU2\[7\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[8\] stage4.vhd(90) " "Inferred latch for \"ALU2\[8\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[9\] stage4.vhd(90) " "Inferred latch for \"ALU2\[9\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[10\] stage4.vhd(90) " "Inferred latch for \"ALU2\[10\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[11\] stage4.vhd(90) " "Inferred latch for \"ALU2\[11\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[12\] stage4.vhd(90) " "Inferred latch for \"ALU2\[12\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[13\] stage4.vhd(90) " "Inferred latch for \"ALU2\[13\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678162 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[14\] stage4.vhd(90) " "Inferred latch for \"ALU2\[14\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678163 "|risc_pipelining|stage4:stg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU2\[15\] stage4.vhd(90) " "Inferred latch for \"ALU2\[15\]\" at stage4.vhd(90)" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678163 "|risc_pipelining|stage4:stg4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage5 stage5:stg5 " "Elaborating entity \"stage5\" for hierarchy \"stage5:stg5\"" {  } { { "codes/risc_pipelining.vhd" "stg5" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2 stage5:stg5\|memory2:data_mem " "Elaborating entity \"memory2\" for hierarchy \"stage5:stg5\|memory2:data_mem\"" {  } { { "codes/stage5.vhd" "data_mem" { Text "/home/parth/RISCwithPipelining/codes/stage5.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage6 stage6:stg6 " "Elaborating entity \"stage6\" for hierarchy \"stage6:stg6\"" {  } { { "codes/risc_pipelining.vhd" "stg6" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[0\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[0\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[1\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[1\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[2\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[2\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[3\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[3\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[4\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[4\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[5\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[5\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[6\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[6\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[7\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[7\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[8\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[8\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[9\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[9\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[10\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[10\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678168 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[11\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[11\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[12\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[12\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[13\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[13\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[14\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[14\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage6_out_hzrd\[15\] stage6.vhd(51) " "Inferred latch for \"stage6_out_hzrd\[15\]\" at stage6.vhd(51)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[0\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[0\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[1\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[1\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[2\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[2\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[3\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[3\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[4\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[4\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[5\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[5\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[6\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[6\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[7\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[7\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[8\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[8\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[9\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[9\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[10\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[10\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[11\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[11\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[12\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[12\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[13\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[13\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[14\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[14\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rrf_d3\[15\] stage6.vhd(48) " "Inferred latch for \"rrf_d3\[15\]\" at stage6.vhd(48)" {  } { { "codes/stage6.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage6.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 "|risc_pipelining|stage6:stg6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_read_write " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_read_write\"" {  } { { "codes/risc_pipelining.vhd" "reg_read_write" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897678169 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[1\] " "LATCH primitive \"stage4:stg4\|ALU2\[1\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[2\] " "LATCH primitive \"stage4:stg4\|ALU2\[2\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[3\] " "LATCH primitive \"stage4:stg4\|ALU2\[3\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[4\] " "LATCH primitive \"stage4:stg4\|ALU2\[4\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[5\] " "LATCH primitive \"stage4:stg4\|ALU2\[5\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[6\] " "LATCH primitive \"stage4:stg4\|ALU2\[6\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[7\] " "LATCH primitive \"stage4:stg4\|ALU2\[7\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[8\] " "LATCH primitive \"stage4:stg4\|ALU2\[8\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[9\] " "LATCH primitive \"stage4:stg4\|ALU2\[9\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[10\] " "LATCH primitive \"stage4:stg4\|ALU2\[10\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[11\] " "LATCH primitive \"stage4:stg4\|ALU2\[11\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[12\] " "LATCH primitive \"stage4:stg4\|ALU2\[12\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[13\] " "LATCH primitive \"stage4:stg4\|ALU2\[13\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[14\] " "LATCH primitive \"stage4:stg4\|ALU2\[14\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[15\] " "LATCH primitive \"stage4:stg4\|ALU2\[15\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[0\] " "LATCH primitive \"stage4:stg4\|ALU2\[0\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[1\] " "LATCH primitive \"stage4:stg4\|ALU2\[1\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[2\] " "LATCH primitive \"stage4:stg4\|ALU2\[2\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[3\] " "LATCH primitive \"stage4:stg4\|ALU2\[3\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[4\] " "LATCH primitive \"stage4:stg4\|ALU2\[4\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[5\] " "LATCH primitive \"stage4:stg4\|ALU2\[5\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[6\] " "LATCH primitive \"stage4:stg4\|ALU2\[6\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[7\] " "LATCH primitive \"stage4:stg4\|ALU2\[7\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[8\] " "LATCH primitive \"stage4:stg4\|ALU2\[8\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[9\] " "LATCH primitive \"stage4:stg4\|ALU2\[9\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[10\] " "LATCH primitive \"stage4:stg4\|ALU2\[10\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[11\] " "LATCH primitive \"stage4:stg4\|ALU2\[11\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[12\] " "LATCH primitive \"stage4:stg4\|ALU2\[12\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[13\] " "LATCH primitive \"stage4:stg4\|ALU2\[13\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[14\] " "LATCH primitive \"stage4:stg4\|ALU2\[14\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[15\] " "LATCH primitive \"stage4:stg4\|ALU2\[15\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stage4:stg4\|ALU2\[0\] " "LATCH primitive \"stage4:stg4\|ALU2\[0\]\" is permanently enabled" {  } { { "codes/stage4.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage4.vhd" 90 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572897678571 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "stage5:stg5\|memory2:data_mem\|Memory2 " "RAM logic \"stage5:stg5\|memory2:data_mem\|Memory2\" is uninferred due to asynchronous read logic" {  } { { "codes/memory.vhd" "Memory2" { Text "/home/parth/RISCwithPipelining/codes/memory.vhd" 70 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1572897678624 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1572897678624 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "27 128 0 1 1 " "27 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "101 127 " "Addresses ranging from 101 to 127 are not initialized" {  } { { "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" "" { Text "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1572897678896 ""}  } { { "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" "" { Text "/home/parth/RISCwithPipelining/db/RISC_pipelined.ram0_memory2_5f521568.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1572897678896 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "stage1:stg1\|memory1:code_mem\|Memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"stage1:stg1\|memory1:code_mem\|Memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 101 " "Parameter NUMWORDS_A set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif " "Parameter INIT_FILE set to db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1572897679296 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1572897679296 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1572897679296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0 " "Elaborated megafunction instantiation \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897679352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0 " "Instantiated megafunction \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 101 " "Parameter \"NUMWORDS_A\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RISC_pipelined.ram0_memory1_5f521577.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1572897679352 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1572897679352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2c81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2c81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2c81 " "Found entity 1: altsyncram_2c81" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572897679390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897679390 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a0 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a1 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a2 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a3 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a4 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a5 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a6 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a7 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a8 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a9 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a10 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a11 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a12 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a13 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a14 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a15 " "Synthesized away node \"stage1:stg1\|memory1:code_mem\|altsyncram:Memory_rtl_0\|altsyncram_2c81:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_2c81.tdf" "" { Text "/home/parth/RISCwithPipelining/db/altsyncram_2c81.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/parth/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "codes/stage1.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/stage1.vhd" 57 0 0 } } { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 473 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679672 "|risc_pipelining|stage1:stg1|memory1:code_mem|altsyncram:Memory_rtl_0|altsyncram_2c81:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1572897679672 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1572897679672 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572897679714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2122 " "2122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572897679770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572897679892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572897679892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679947 "|risc_pipelining|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "codes/risc_pipelining.vhd" "" { Text "/home/parth/RISCwithPipelining/codes/risc_pipelining.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572897679947 "|risc_pipelining|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572897679947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572897679948 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572897679948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572897679948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1012 " "Peak virtual memory: 1012 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572897679962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 01:31:19 2019 " "Processing ended: Tue Nov  5 01:31:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572897679962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572897679962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572897679962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572897679962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572897680754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572897680755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 01:31:20 2019 " "Processing started: Tue Nov  5 01:31:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572897680755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572897680755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572897680755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572897680790 ""}
{ "Info" "0" "" "Project  = RISC_pipelined" {  } {  } 0 0 "Project  = RISC_pipelined" 0 0 "Fitter" 0 0 1572897680791 ""}
{ "Info" "0" "" "Revision = RISC_pipelined" {  } {  } 0 0 "Revision = RISC_pipelined" 0 0 "Fitter" 0 0 1572897680791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572897680845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572897680845 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISC_pipelined EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"RISC_pipelined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572897680849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572897680913 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572897680914 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572897681061 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572897681065 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572897681116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572897681116 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572897681116 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572897681116 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/parth/RISCwithPipelining/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572897681118 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/parth/RISCwithPipelining/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572897681118 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/parth/RISCwithPipelining/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572897681118 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/parth/RISCwithPipelining/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572897681118 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/parth/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/parth/RISCwithPipelining/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572897681118 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572897681118 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572897681120 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572897681432 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_pipelined.sdc " "Synopsys Design Constraints File file not found: 'RISC_pipelined.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572897681526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572897681526 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1572897681526 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1572897681527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572897681527 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1572897681527 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572897681528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572897681530 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572897681530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572897681530 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572897681531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572897681531 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572897681531 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572897681532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572897681532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572897681532 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572897681532 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572897681532 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572897681533 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572897681533 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572897681533 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572897681534 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572897681534 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572897681534 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572897681538 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572897681541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572897682248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572897682275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572897682289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572897682395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572897682395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572897682555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/parth/RISCwithPipelining/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572897683351 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572897683351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572897683386 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1572897683386 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572897683386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572897683387 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572897683490 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572897683494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572897683637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572897683637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572897683941 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572897684267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parth/RISCwithPipelining/output_files/RISC_pipelined.fit.smsg " "Generated suppressed messages file /home/parth/RISCwithPipelining/output_files/RISC_pipelined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572897684523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1245 " "Peak virtual memory: 1245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572897684682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 01:31:24 2019 " "Processing ended: Tue Nov  5 01:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572897684682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572897684682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572897684682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572897684682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572897685481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572897685482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 01:31:25 2019 " "Processing started: Tue Nov  5 01:31:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572897685482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572897685482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572897685482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572897685657 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1572897686221 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572897686245 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572897686338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 01:31:26 2019 " "Processing ended: Tue Nov  5 01:31:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572897686338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572897686338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572897686338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572897686338 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572897686437 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572897687067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572897687068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 01:31:26 2019 " "Processing started: Tue Nov  5 01:31:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572897687068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572897687068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC_pipelined -c RISC_pipelined " "Command: quartus_sta RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572897687068 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572897687106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572897687175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572897687175 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572897687240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572897687240 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_pipelined.sdc " "Synopsys Design Constraints File file not found: 'RISC_pipelined.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572897687440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572897687440 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572897687440 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572897687441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572897687441 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572897687441 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572897687441 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1572897687445 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572897687446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687450 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687451 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572897687454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572897687474 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572897687808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572897687825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572897687825 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572897687825 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572897687825 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687827 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687828 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572897687830 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572897687884 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1572897687884 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1572897687884 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1572897687884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1572897687890 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572897688198 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572897688198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "823 " "Peak virtual memory: 823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572897688211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 01:31:28 2019 " "Processing ended: Tue Nov  5 01:31:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572897688211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572897688211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572897688211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572897688211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572897689013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572897689013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  5 01:31:28 2019 " "Processing started: Tue Nov  5 01:31:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572897689013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572897689013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RISC_pipelined -c RISC_pipelined " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RISC_pipelined -c RISC_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572897689014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572897689247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_6_1200mv_85c_slow.vho /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_6_1200mv_85c_slow.vho in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_6_1200mv_0c_slow.vho /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_6_1200mv_0c_slow.vho in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689344 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_min_1200mv_0c_fast.vho /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_min_1200mv_0c_fast.vho in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined.vho /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined.vho in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_6_1200mv_85c_vhd_slow.sdo /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_6_1200mv_85c_vhd_slow.sdo in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_6_1200mv_0c_vhd_slow.sdo /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_6_1200mv_0c_vhd_slow.sdo in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_min_1200mv_0c_vhd_fast.sdo /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_min_1200mv_0c_vhd_fast.sdo in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RISC_pipelined_vhd.sdo /home/parth/RISCwithPipelining/simulation/modelsim/ simulation " "Generated file RISC_pipelined_vhd.sdo in folder \"/home/parth/RISCwithPipelining/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572897689410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572897689427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  5 01:31:29 2019 " "Processing ended: Tue Nov  5 01:31:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572897689427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572897689427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572897689427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572897689427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572897690080 ""}
