{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662480578014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2021  Intel Corporation. All rights reserved. " "Copyright (C) 2021  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  6 16:09:37 2022 " "Processing started: Tue Sep  6 16:09:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662480578015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480578015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mc2101 --optimize=balanced --state_machine_encoding=minimal_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off mc2101 --optimize=balanced --state_machine_encoding=minimal_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480578015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662480578478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662480578479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_register-behavioral " "Found design unit 1: aftab_register-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_register.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_register.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588331 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_register " "Found entity 1: aftab_register" {  } { { "ips/aftab/aftab_datapath/aftab_register.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_register.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_multiplexer-procedural " "Found design unit 1: aftab_multiplexer-procedural" {  } { { "ips/aftab/aftab_datapath/aftab_multiplexer.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_multiplexer.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588333 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_multiplexer " "Found entity 1: aftab_multiplexer" {  } { { "ips/aftab/aftab_datapath/aftab_multiplexer.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_multiplexer.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_comparator-behavioral " "Found design unit 1: aftab_comparator-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_comparator.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_comparator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588333 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_comparator " "Found entity 1: aftab_comparator" {  } { { "ips/aftab/aftab_datapath/aftab_comparator.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_comparator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_counter-Behavioral " "Found design unit 1: aftab_counter-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_counter.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_counter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588334 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_counter " "Found entity 1: aftab_counter" {  } { { "ips/aftab/aftab_datapath/aftab_counter.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_isseu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_isseu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_isseu-Behavioral " "Found design unit 1: aftab_isseu-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_isseu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_isseu.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588335 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_isseu " "Found entity 1: aftab_isseu" {  } { { "ips/aftab/aftab_datapath/aftab_isseu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_isseu.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_full_adder-gate_level " "Found design unit 1: aftab_full_adder-gate_level" {  } { { "ips/aftab/aftab_datapath/aftab_full_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_full_adder.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588336 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_full_adder " "Found entity 1: aftab_full_adder" {  } { { "ips/aftab/aftab_datapath/aftab_full_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_full_adder.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_half_adder-rtl " "Found design unit 1: aftab_half_adder-rtl" {  } { { "ips/aftab/aftab_datapath/aftab_half_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_half_adder.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588337 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_half_adder " "Found entity 1: aftab_half_adder" {  } { { "ips/aftab/aftab_datapath/aftab_half_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_half_adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_one_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_one_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_one_bit_register-behavioral " "Found design unit 1: aftab_one_bit_register-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_one_bit_register.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_one_bit_register.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588338 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_one_bit_register " "Found entity 1: aftab_one_bit_register" {  } { { "ips/aftab/aftab_datapath/aftab_one_bit_register.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_one_bit_register.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_opt_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_opt_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_opt_adder-Behavioral " "Found design unit 1: aftab_opt_adder-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_opt_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_opt_adder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588339 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_opt_adder " "Found entity 1: aftab_opt_adder" {  } { { "ips/aftab/aftab_datapath/aftab_opt_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_opt_adder.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_adder-behavioral " "Found design unit 1: aftab_adder-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588340 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder " "Found entity 1: aftab_adder" {  } { { "ips/aftab/aftab_datapath/aftab_adder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_adder.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_adder_subtractor-behavioral " "Found design unit 1: aftab_adder_subtractor-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588341 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_adder_subtractor " "Found entity 1: aftab_adder_subtractor" {  } { { "ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_decoder-behavioral " "Found design unit 1: aftab_decoder-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_decoder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588342 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_decoder " "Found entity 1: aftab_decoder" {  } { { "ips/aftab/aftab_datapath/aftab_decoder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_decoder.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_barrel_shifter-behavioral " "Found design unit 1: aftab_barrel_shifter-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_barrel_shifter.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_barrel_shifter.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588343 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_barrel_shifter " "Found entity 1: aftab_barrel_shifter" {  } { { "ips/aftab/aftab_datapath/aftab_barrel_shifter.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_barrel_shifter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_llu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_llu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_llu-behavioral " "Found design unit 1: aftab_llu-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_llu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_llu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588344 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_llu " "Found entity 1: aftab_llu" {  } { { "ips/aftab/aftab_datapath/aftab_llu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_llu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_sulu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_sulu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_sulu-Behavioral " "Found design unit 1: aftab_sulu-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_sulu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_sulu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588345 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_sulu " "Found entity 1: aftab_sulu" {  } { { "ips/aftab/aftab_datapath/aftab_sulu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_sulu.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_register_file-behavioral " "Found design unit 1: aftab_register_file-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_register_file.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_register_file.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588346 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_register_file " "Found entity 1: aftab_register_file" {  } { { "ips/aftab/aftab_datapath/aftab_register_file.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_register_file.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_csr_address_ctrl-behavioral " "Found design unit 1: aftab_csr_address_ctrl-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_ctrl.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_ctrl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588347 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_csr_address_ctrl " "Found entity 1: aftab_csr_address_ctrl" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_ctrl.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_ctrl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_csr_address_logic-behavioral " "Found design unit 1: aftab_csr_address_logic-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_logic.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_logic.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588348 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_csr_address_logic " "Found entity 1: aftab_csr_address_logic" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_logic.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_address_logic.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_addressing_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_csr_addressing_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_csr_addressing_decoder-functional " "Found design unit 1: aftab_csr_addressing_decoder-functional" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_addressing_decoder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_addressing_decoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588349 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_csr_addressing_decoder " "Found entity 1: aftab_csr_addressing_decoder" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_addressing_decoder.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_addressing_decoder.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_csr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_csr_counter-Behavioral " "Found design unit 1: aftab_csr_counter-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_counter.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_counter.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588350 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_csr_counter " "Found entity 1: aftab_csr_counter" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_counter.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_counter.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_isl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_csr_isl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_csr_isl-behavioral " "Found design unit 1: aftab_csr_isl-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_isl.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_isl.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588351 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_csr_isl " "Found entity 1: aftab_csr_isl" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_isl.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_isl.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_csr_registers-behavioral " "Found design unit 1: aftab_csr_registers-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588352 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_csr_registers " "Found entity 1: aftab_csr_registers" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_iccd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_iccd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_iccd-behavioral " "Found design unit 1: aftab_iccd-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_iccd.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_iccd.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588353 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_iccd " "Found entity 1: aftab_iccd" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_iccd.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_iccd.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_isagu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_isagu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_isagu-Behavioral " "Found design unit 1: aftab_isagu-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_isagu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_isagu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588354 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_isagu " "Found entity 1: aftab_isagu" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_isagu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_isagu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_register_bank-behavioral " "Found design unit 1: aftab_register_bank-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588355 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_register_bank " "Found entity 1: aftab_register_bank" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_shift_register-behavioral " "Found design unit 1: aftab_shift_register-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_shift_register.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_shift_register.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588356 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_shift_register " "Found entity 1: aftab_shift_register" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_shift_register.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_shift_register.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_booth_multiplier_controller-behavioral " "Found design unit 1: aftab_booth_multiplier_controller-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588358 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier_controller " "Found entity 1: aftab_booth_multiplier_controller" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_booth_multiplier_datapath-behavioral " "Found design unit 1: aftab_booth_multiplier_datapath-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588359 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier_datapath " "Found entity 1: aftab_booth_multiplier_datapath" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_booth_multiplier-behavioral " "Found design unit 1: aftab_booth_multiplier-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588360 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_booth_multiplier " "Found entity 1: aftab_booth_multiplier" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_divider_controller-behavioral " "Found design unit 1: aftab_divider_controller-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588361 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_controller " "Found entity 1: aftab_divider_controller" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_controller.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_divider_datapath-behavioral " "Found design unit 1: aftab_divider_datapath-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588362 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider_datapath " "Found entity 1: aftab_divider_datapath" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_divider-behavioral " "Found design unit 1: aftab_divider-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588363 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_divider " "Found entity 1: aftab_divider" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_tcl-behavioral " "Found design unit 1: aftab_tcl-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588364 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_tcl " "Found entity 1: aftab_tcl" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_tcl.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_su_divider-behavioral " "Found design unit 1: aftab_su_divider-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588365 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_su_divider " "Found entity 1: aftab_su_divider" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_aau-behavioral " "Found design unit 1: aftab_aau-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588366 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_aau " "Found entity 1: aftab_aau" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_daru/aftab_daru_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_daru_controller-behavioral " "Found design unit 1: aftab_daru_controller-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588367 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_daru_controller " "Found entity 1: aftab_daru_controller" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_controller.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_error_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_daru/aftab_daru_error_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_daru_error_detector-behavioral " "Found design unit 1: aftab_daru_error_detector-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_error_detector.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_error_detector.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588368 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_daru_error_detector " "Found entity 1: aftab_daru_error_detector" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_error_detector.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_error_detector.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_daru_datapath-behavioral " "Found design unit 1: aftab_daru_datapath-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588369 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_daru_datapath " "Found entity 1: aftab_daru_datapath" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_daru-behavioral " "Found design unit 1: aftab_daru-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588370 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_daru " "Found entity 1: aftab_daru" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_dawu_controller-behavioral " "Found design unit 1: aftab_dawu_controller-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_controller.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588372 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_dawu_controller " "Found entity 1: aftab_dawu_controller" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_controller.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_error_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_error_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_dawu_error_detector-behavioral " "Found design unit 1: aftab_dawu_error_detector-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_error_detector.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_error_detector.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588373 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_dawu_error_detector " "Found entity 1: aftab_dawu_error_detector" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_error_detector.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_error_detector.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_dawu_datapath-Behavioral " "Found design unit 1: aftab_dawu_datapath-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588374 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_dawu_datapath " "Found entity 1: aftab_dawu_datapath" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_dawu-Behavioral " "Found design unit 1: aftab_dawu-Behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588375 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_dawu " "Found entity 1: aftab_dawu" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_datapath/aftab_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_datapath/aftab_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_datapath-behavioral " "Found design unit 1: aftab_datapath-behavioral" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 171 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588377 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_datapath " "Found entity 1: aftab_datapath" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_controller-behavioral " "Found design unit 1: aftab_controller-behavioral" {  } { { "ips/aftab/aftab_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_controller.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588380 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_controller " "Found entity 1: aftab_controller" {  } { { "ips/aftab/aftab_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_controller.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ips/aftab/aftab_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ips/aftab/aftab_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aftab_core-procedural " "Found design unit 1: aftab_core-procedural" {  } { { "ips/aftab/aftab_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_core.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588381 ""} { "Info" "ISGN_ENTITY_NAME" "1 aftab_core " "Found entity 1: aftab_core" {  } { { "ips/aftab/aftab_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_core.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio/gpio_pads_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/gpio/gpio_pads_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_pads_if-behavior " "Found design unit 1: gpio_pads_if-behavior" {  } { { "rtl/gpio/gpio_pads_if.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_pads_if.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588382 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_pads_if " "Found entity 1: gpio_pads_if" {  } { { "rtl/gpio/gpio_pads_if.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_pads_if.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio/gpio_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/gpio/gpio_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_core-behavior " "Found design unit 1: gpio_core-behavior" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588383 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_core " "Found entity 1: gpio_core" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio/gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/gpio/gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio-behavior " "Found design unit 1: gpio-behavior" {  } { { "rtl/gpio/gpio.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588384 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio " "Found entity 1: gpio" {  } { { "rtl/gpio/gpio.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio/gpio_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/gpio/gpio_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_controller-behavior " "Found design unit 1: gpio_controller-behavior" {  } { { "rtl/gpio/gpio_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_controller.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588386 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_controller " "Found entity 1: gpio_controller" {  } { { "rtl/gpio/gpio_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_controller.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/gpio/gpio_bus_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/gpio/gpio_bus_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_bus_wrap-behavior " "Found design unit 1: gpio_bus_wrap-behavior" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588387 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_bus_wrap " "Found entity 1: gpio_bus_wrap" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ssram/program.vhd 2 0 " "Found 2 design units, including 0 entities, in source file rtl/ssram/program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM " "Found design unit 1: PROGRAM" {  } { { "rtl/ssram/program.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/program.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588395 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PROGRAM-body " "Found design unit 2: PROGRAM-body" {  } { { "rtl/ssram/program.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/program.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ssram/ssram_fpga.vhd 3 1 " "Found 3 design units, including 1 entities, in source file rtl/ssram/ssram_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram_fpga-behavior_SYN " "Found design unit 1: ssram_fpga-behavior_SYN" {  } { { "rtl/ssram/ssram_fpga.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_fpga.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ssram_fpga-behavior_SIM " "Found design unit 2: ssram_fpga-behavior_SIM" {  } { { "rtl/ssram/ssram_fpga.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_fpga.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588396 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram_fpga " "Found entity 1: ssram_fpga" {  } { { "rtl/ssram/ssram_fpga.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_fpga.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ssram/ssram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ssram/ssram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram_controller-behavior " "Found design unit 1: ssram_controller-behavior" {  } { { "rtl/ssram/ssram_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_controller.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588397 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram_controller " "Found entity 1: ssram_controller" {  } { { "rtl/ssram/ssram_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_controller.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ssram/ssram_bus_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ssram/ssram_bus_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram_bus_wrap-behavior " "Found design unit 1: ssram_bus_wrap-behavior" {  } { { "rtl/ssram/ssram_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_bus_wrap.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588398 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssram_bus_wrap " "Found entity 1: ssram_bus_wrap" {  } { { "rtl/ssram/ssram_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_bus_wrap.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_tx_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/uart_tx_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_core-behavior " "Found design unit 1: uart_tx_core-behavior" {  } { { "rtl/uart/uart_tx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_tx_core.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588399 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_core " "Found entity 1: uart_tx_core" {  } { { "rtl/uart/uart_tx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_tx_core.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_rx_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/uart_rx_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_core-behavior " "Found design unit 1: uart_rx_core-behavior" {  } { { "rtl/uart/uart_rx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_rx_core.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588400 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx_core " "Found entity 1: uart_rx_core" {  } { { "rtl/uart/uart_rx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_rx_core.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-behavior " "Found design unit 1: fifo-behavior" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588401 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_interrupt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/uart_interrupt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_interrupt-behavior " "Found design unit 1: uart_interrupt-behavior" {  } { { "rtl/uart/uart_interrupt.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_interrupt.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588402 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_interrupt " "Found entity 1: uart_interrupt" {  } { { "rtl/uart/uart_interrupt.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_interrupt.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-behavior " "Found design unit 1: uart-behavior" {  } { { "rtl/uart/uart.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588404 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "rtl/uart/uart.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/uart_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller-behavior " "Found design unit 1: uart_controller-behavior" {  } { { "rtl/uart/uart_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_controller.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588405 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "rtl/uart/uart_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_controller.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uart/uart_bus_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/uart/uart_bus_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_bus_wrap-behavior " "Found design unit 1: uart_bus_wrap-behavior" {  } { { "rtl/uart/uart_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_bus_wrap.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588406 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_bus_wrap " "Found entity 1: uart_bus_wrap" {  } { { "rtl/uart/uart_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_bus_wrap.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core_bus_wrap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/core_bus_wrap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_bus_wrap-behavior " "Found design unit 1: core_bus_wrap-behavior" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588407 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_bus_wrap " "Found entity 1: core_bus_wrap" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mc2101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rtl/mc2101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc2101-behavior " "Found design unit 1: mc2101-behavior" {  } { { "rtl/mc2101.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588408 ""} { "Info" "ISGN_ENTITY_NAME" "1 mc2101 " "Found entity 1: mc2101" {  } { { "rtl/mc2101.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480588408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mc2101 " "Elaborating entity \"mc2101\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662480588528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hselflash mc2101.vhd(178) " "Verilog HDL or VHDL warning at mc2101.vhd(178): object \"hselflash\" assigned a value but never read" {  } { { "rtl/mc2101.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662480588529 "|mc2101"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_bus_wrap core_bus_wrap:AFTAB " "Elaborating entity \"core_bus_wrap\" for hierarchy \"core_bus_wrap:AFTAB\"" {  } { { "rtl/mc2101.vhd" "AFTAB" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coreOnInterrupt core_bus_wrap.vhd(109) " "Verilog HDL or VHDL warning at core_bus_wrap.vhd(109): object \"coreOnInterrupt\" assigned a value but never read" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662480588532 "|mc2101|core_bus_wrap:AFTAB"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haddr_cpy core_bus_wrap.vhd(133) " "Verilog HDL or VHDL warning at core_bus_wrap.vhd(133): object \"haddr_cpy\" assigned a value but never read" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662480588532 "|mc2101|core_bus_wrap:AFTAB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_core core_bus_wrap:AFTAB\|aftab_core:core " "Elaborating entity \"aftab_core\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\"" {  } { { "rtl/core_bus_wrap.vhd" "core" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_datapath core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB " "Elaborating entity \"aftab_datapath\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\"" {  } { { "ips/aftab/aftab_core.vhd" "datapathAFTAB" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_core.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_csr_address_ctrl core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_address_ctrl:csr_address_ctrl " "Elaborating entity \"aftab_csr_address_ctrl\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_address_ctrl:csr_address_ctrl\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "csr_address_ctrl" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register_file core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_file:registerFile " "Elaborating entity \"aftab_register_file\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_file:registerFile\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "registerFile" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588547 ""}
{ "Warning" "WVRFX_VHDL_NO_RAM_INFERRED" "rdata \"M9K\" aftab_register_file.vhd(59) " "VHDL warning at aftab_register_file.vhd(59): can't infer memory for variable 'rdata' with attribute '\"M9K\"'." {  } { { "ips/aftab/aftab_datapath/aftab_register_file.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_register_file.vhd" 59 0 0 } }  } 0 11000 "VHDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1662480588562 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_register_file:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regIR " "Elaborating entity \"aftab_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regIR\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "regIR" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_isseu core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_isseu:immSelSignEx " "Elaborating entity \"aftab_isseu\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_isseu:immSelSignEx\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "immSelSignEx" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_adder:adder " "Elaborating entity \"aftab_adder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_adder:adder\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "adder" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_multiplexer core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_multiplexer:mux2 " "Elaborating entity \"aftab_multiplexer\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_multiplexer:mux2\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "mux2" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_llu core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_llu:LLU " "Elaborating entity \"aftab_llu\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_llu:LLU\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "LLU" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_barrel_shifter core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_barrel_shifter:BSU " "Elaborating entity \"aftab_barrel_shifter\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_barrel_shifter:BSU\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "BSU" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_comparator core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_comparator:comparator " "Elaborating entity \"aftab_comparator\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_comparator:comparator\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "comparator" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_adder_subtractor:addSub\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "addSub" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_aau core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau " "Elaborating entity \"aftab_aau\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "aau" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication " "Elaborating entity \"aftab_booth_multiplier\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" "Multiplication" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier_datapath core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath " "Elaborating entity \"aftab_booth_multiplier_datapath\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" "Datapath" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_register:mReg " "Elaborating entity \"aftab_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_register:mReg\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" "mReg" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_shift_register:MrReg " "Elaborating entity \"aftab_shift_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_shift_register:MrReg\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" "MrReg" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder_subtractor core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_adder_subtractor:addSub " "Elaborating entity \"aftab_adder_subtractor\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_adder_subtractor:addSub\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" "addSub" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_adder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_adder_subtractor:addSub\|aftab_adder:add " "Elaborating entity \"aftab_adder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_datapath:Datapath\|aftab_adder_subtractor:addSub\|aftab_adder:add\"" {  } { { "ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" "add" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_adder_subtractor.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_booth_multiplier_controller core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_controller:Controller " "Elaborating entity \"aftab_booth_multiplier_controller\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_controller:Controller\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" "Controller" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_controller:Controller\|aftab_counter:counter " "Elaborating entity \"aftab_counter\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_booth_multiplier:Multiplication\|aftab_booth_multiplier_controller:Controller\|aftab_counter:counter\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" "counter" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_booth_multiplier/aftab_booth_multiplier_controller.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_su_divider core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division " "Elaborating entity \"aftab_su_divider\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" "Division" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_aau.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_tcl core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_tcl:TCLdividend " "Elaborating entity \"aftab_tcl\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_tcl:TCLdividend\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" "TCLdividend" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv " "Elaborating entity \"aftab_divider\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" "unsignedDiv" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_su_divider.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_datapath core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv " "Elaborating entity \"aftab_divider_datapath\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" "DataPathDiv" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\|aftab_shift_register:ShRegR " "Elaborating entity \"aftab_shift_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\|aftab_shift_register:ShRegR\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" "ShRegR" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_shift_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\|aftab_shift_register:ShRegQ " "Elaborating entity \"aftab_shift_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\|aftab_shift_register:ShRegQ\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" "ShRegQ" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_multiplexer core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\|aftab_multiplexer:Mux34b " "Elaborating entity \"aftab_multiplexer\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_datapath:DataPathDiv\|aftab_multiplexer:Mux34b\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" "Mux34b" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider_datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_divider_controller core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_controller:ControllerDiv " "Elaborating entity \"aftab_divider_controller\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_aau:aau\|aftab_su_divider:Division\|aftab_divider:unsignedDiv\|aftab_divider_controller:ControllerDiv\"" {  } { { "ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" "ControllerDiv" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_aau/aftab_su_divider/aftab_divider.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_dawu core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu " "Elaborating entity \"aftab_dawu\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "dawu" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_dawu_datapath core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath " "Elaborating entity \"aftab_dawu_datapath\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" "Datapath" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588628 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[0\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[0\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588629 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[1\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[1\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588629 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[2\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[2\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588629 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[3\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[3\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588629 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[4\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[4\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588629 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[5\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[5\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588629 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[6\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[6\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588630 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxOut\[7\] aftab_dawu_datapath.vhd(162) " "Inferred latch for \"muxOut\[7\]\" at aftab_dawu_datapath.vhd(162)" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480588630 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_dawu:dawu|aftab_dawu_datapath:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:nBytesReg " "Elaborating entity \"aftab_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:nBytesReg\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "nBytesReg" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:reg0 " "Elaborating entity \"aftab_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_register:reg0\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "reg0" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_counter core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_counter:Counter " "Elaborating entity \"aftab_counter\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_counter:Counter\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "Counter" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_opt_adder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_opt_adder:Adder " "Elaborating entity \"aftab_opt_adder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_opt_adder:Adder\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "Adder" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_full_adder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_opt_adder:Adder\|aftab_full_adder:FA1 " "Elaborating entity \"aftab_full_adder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_opt_adder:Adder\|aftab_full_adder:FA1\"" {  } { { "ips/aftab/aftab_datapath/aftab_opt_adder.vhd" "FA1" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_opt_adder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_half_adder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_opt_adder:Adder\|aftab_half_adder:\\GEN_HalfAdder:2:HA " "Elaborating entity \"aftab_half_adder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_opt_adder:Adder\|aftab_half_adder:\\GEN_HalfAdder:2:HA\"" {  } { { "ips/aftab/aftab_datapath/aftab_opt_adder.vhd" "\\GEN_HalfAdder:2:HA" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_opt_adder.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_dawu_error_detector core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_dawu_error_detector:errorDecoder " "Elaborating entity \"aftab_dawu_error_detector\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|aftab_dawu_error_detector:errorDecoder\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "errorDecoder" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_dawu_controller core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_controller:Controller " "Elaborating entity \"aftab_dawu_controller\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_controller:Controller\"" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" "Controller" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_daru core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru " "Elaborating entity \"aftab_daru\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "daru" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_daru_datapath core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath " "Elaborating entity \"aftab_daru_datapath\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\"" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" "DataPath" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_decoder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_decoder:decoder " "Elaborating entity \"aftab_decoder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_decoder:decoder\"" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "decoder" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_daru_error_detector core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_daru_error_detector:errorDecoder " "Elaborating entity \"aftab_daru_error_detector\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|aftab_daru_error_detector:errorDecoder\"" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "errorDecoder" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_daru_controller core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_controller:Controller " "Elaborating entity \"aftab_daru_controller\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_controller:Controller\"" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" "Controller" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_sulu core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_sulu:sulu " "Elaborating entity \"aftab_sulu\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_sulu:sulu\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "sulu" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_csr_isl core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_isl:CSRISL " "Elaborating entity \"aftab_csr_isl\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_isl:CSRISL\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "CSRISL" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register_bank core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank " "Elaborating entity \"aftab_register_bank\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "register_bank" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_csr_registers core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\|aftab_csr_registers:CSR_registers " "Elaborating entity \"aftab_csr_registers\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\|aftab_csr_registers:CSR_registers\"" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" "CSR_registers" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588727 ""}
{ "Warning" "WVRFX_VHDL_NO_RAM_INFERRED" "rdata \"M9K\" aftab_csr_registers.vhd(56) " "VHDL warning at aftab_csr_registers.vhd(56): can't infer memory for variable 'rdata' with attribute '\"M9K\"'." {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_csr_registers.vhd" 56 0 0 } }  } 0 11000 "VHDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1662480588737 "|mc2101|core_bus_wrap:AFTAB|aftab_core:core|aftab_datapath:datapathAFTAB|aftab_register_bank:register_bank|aftab_csr_registers:CSR_registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_csr_address_logic core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\|aftab_csr_address_logic:CSR_address_logic " "Elaborating entity \"aftab_csr_address_logic\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\|aftab_csr_address_logic:CSR_address_logic\"" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" "CSR_address_logic" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_one_bit_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\|aftab_one_bit_register:mieFieldCCregister " "Elaborating entity \"aftab_one_bit_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register_bank:register_bank\|aftab_one_bit_register:mieFieldCCregister\"" {  } { { "ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" "mieFieldCCregister" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_csr/aftab_register_bank.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_csr_counter core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_counter:CSRCounter " "Elaborating entity \"aftab_csr_counter\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_counter:CSRCounter\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "CSRCounter" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_csr_addressing_decoder core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_addressing_decoder:CSRAddressingDecoder " "Elaborating entity \"aftab_csr_addressing_decoder\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_csr_addressing_decoder:CSRAddressingDecoder\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "CSRAddressingDecoder" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_multiplexer core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_multiplexer:mux8 " "Elaborating entity \"aftab_multiplexer\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_multiplexer:mux8\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "mux8" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_iccd core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_iccd:interrCheckCauseDetection " "Elaborating entity \"aftab_iccd\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_iccd:interrCheckCauseDetection\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "interrCheckCauseDetection" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_register core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regExceptionFlags " "Elaborating entity \"aftab_register\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_register:regExceptionFlags\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "regExceptionFlags" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_isagu core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_isagu:interruptStartAddressGenerator " "Elaborating entity \"aftab_isagu\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_isagu:interruptStartAddressGenerator\"" {  } { { "ips/aftab/aftab_datapath/aftab_datapath.vhd" "interruptStartAddressGenerator" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_datapath.vhd" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aftab_controller core_bus_wrap:AFTAB\|aftab_core:core\|aftab_controller:controllerAFTAB " "Elaborating entity \"aftab_controller\" for hierarchy \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_controller:controllerAFTAB\"" {  } { { "ips/aftab/aftab_core.vhd" "controllerAFTAB" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_core.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram_bus_wrap ssram_bus_wrap:SRAM " "Elaborating entity \"ssram_bus_wrap\" for hierarchy \"ssram_bus_wrap:SRAM\"" {  } { { "rtl/mc2101.vhd" "SRAM" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ssram_fpga ssram_bus_wrap:SRAM\|ssram_fpga:memory A:behavior_syn " "Elaborating entity \"ssram_fpga\" using architecture \"A:behavior_syn\" for hierarchy \"ssram_bus_wrap:SRAM\|ssram_fpga:memory\"" {  } { { "rtl/ssram/ssram_bus_wrap.vhd" "memory" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_bus_wrap.vhd" 118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480588763 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "writeMem ssram_fpga.vhd(75) " "VHDL Process Statement warning at ssram_fpga.vhd(75): signal \"writeMem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/ssram/ssram_fpga.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_fpga.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589053 "|mc2101|ssram_bus_wrap:SRAM|ssram_fpga:memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readMem ssram_fpga.vhd(83) " "VHDL Process Statement warning at ssram_fpga.vhd(83): signal \"readMem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/ssram/ssram_fpga.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_fpga.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589054 "|mc2101|ssram_bus_wrap:SRAM|ssram_fpga:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram_controller ssram_bus_wrap:SRAM\|ssram_controller:controller " "Elaborating entity \"ssram_controller\" for hierarchy \"ssram_bus_wrap:SRAM\|ssram_controller:controller\"" {  } { { "rtl/ssram/ssram_bus_wrap.vhd" "controller" { Text "/home/cnl-riscv/mc2101/fpga/rtl/ssram/ssram_bus_wrap.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_bus_wrap gpio_bus_wrap:GPIO " "Elaborating entity \"gpio_bus_wrap\" for hierarchy \"gpio_bus_wrap:GPIO\"" {  } { { "rtl/mc2101.vhd" "GPIO" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589065 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftDin gpio_bus_wrap.vhd(148) " "VHDL Process Statement warning at gpio_bus_wrap.vhd(148): signal \"shiftDin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589066 "|mc2101|gpio_bus_wrap:GPIO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear gpio_bus_wrap.vhd(153) " "VHDL Process Statement warning at gpio_bus_wrap.vhd(153): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589066 "|mc2101|gpio_bus_wrap:GPIO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "latchAin gpio_bus_wrap.vhd(162) " "VHDL Process Statement warning at gpio_bus_wrap.vhd(162): signal \"latchAin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589066 "|mc2101|gpio_bus_wrap:GPIO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio gpio_bus_wrap:GPIO\|gpio:periph_gpio " "Elaborating entity \"gpio\" for hierarchy \"gpio_bus_wrap:GPIO\|gpio:periph_gpio\"" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "periph_gpio" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_core gpio_bus_wrap:GPIO\|gpio:periph_gpio\|gpio_core:core " "Elaborating entity \"gpio_core\" for hierarchy \"gpio_bus_wrap:GPIO\|gpio:periph_gpio\|gpio_core:core\"" {  } { { "rtl/gpio/gpio.vhd" "core" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write gpio_core.vhd(134) " "VHDL Process Statement warning at gpio_core.vhd(134): signal \"write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADDIR gpio_core.vhd(161) " "VHDL Process Statement warning at gpio_core.vhd(161): signal \"PADDIR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADIN gpio_core.vhd(164) " "VHDL Process Statement warning at gpio_core.vhd(164): signal \"PADIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADOUT gpio_core.vhd(167) " "VHDL Process Statement warning at gpio_core.vhd(167): signal \"PADOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PADINTEN gpio_core.vhd(170) " "VHDL Process Statement warning at gpio_core.vhd(170): signal \"PADINTEN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTTYPE0 gpio_core.vhd(173) " "VHDL Process Statement warning at gpio_core.vhd(173): signal \"INTTYPE0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTTYPE1 gpio_core.vhd(176) " "VHDL Process Statement warning at gpio_core.vhd(176): signal \"INTTYPE1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INTSTATUS gpio_core.vhd(179) " "VHDL Process Statement warning at gpio_core.vhd(179): signal \"INTSTATUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIOVER gpio_core.vhd(182) " "VHDL Process Statement warning at gpio_core.vhd(182): signal \"GPIOVER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read gpio_core.vhd(204) " "VHDL Process Statement warning at gpio_core.vhd(204): signal \"read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "eff_addr gpio_core.vhd(204) " "VHDL Process Statement warning at gpio_core.vhd(204): signal \"eff_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "interrupts gpio_core.vhd(211) " "VHDL Process Statement warning at gpio_core.vhd(211): signal \"interrupts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/gpio/gpio_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_core.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589072 "|mc2101|gpio_bus_wrap:GPIO|gpio:periph_gpio|gpio_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_pads_if gpio_bus_wrap:GPIO\|gpio:periph_gpio\|gpio_pads_if:pads " "Elaborating entity \"gpio_pads_if\" for hierarchy \"gpio_bus_wrap:GPIO\|gpio:periph_gpio\|gpio_pads_if:pads\"" {  } { { "rtl/gpio/gpio.vhd" "pads" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_controller gpio_bus_wrap:GPIO\|gpio_controller:controller " "Elaborating entity \"gpio_controller\" for hierarchy \"gpio_bus_wrap:GPIO\|gpio_controller:controller\"" {  } { { "rtl/gpio/gpio_bus_wrap.vhd" "controller" { Text "/home/cnl-riscv/mc2101/fpga/rtl/gpio/gpio_bus_wrap.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_bus_wrap uart_bus_wrap:UART " "Elaborating entity \"uart_bus_wrap\" for hierarchy \"uart_bus_wrap:UART\"" {  } { { "rtl/mc2101.vhd" "UART" { Text "/home/cnl-riscv/mc2101/fpga/rtl/mc2101.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart_bus_wrap:UART\|uart:uart_periph " "Elaborating entity \"uart\" for hierarchy \"uart_bus_wrap:UART\|uart:uart_periph\"" {  } { { "rtl/uart/uart_bus_wrap.vhd" "uart_periph" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_bus_wrap.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_fifo_full uart.vhd(226) " "Verilog HDL or VHDL warning at uart.vhd(226): object \"tx_fifo_full\" assigned a value but never read" {  } { { "rtl/uart/uart.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1662480589079 "|mc2101|uart_bus_wrap:UART|uart:uart_periph"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_core uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX " "Elaborating entity \"uart_rx_core\" for hierarchy \"uart_bus_wrap:UART\|uart:uart_periph\|uart_rx_core:U_RX\"" {  } { { "rtl/uart/uart.vhd" "U_RX" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "baudgen uart_rx_core.vhd(137) " "VHDL Process Statement warning at uart_rx_core.vhd(137): signal \"baudgen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/uart_rx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_rx_core.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589081 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|uart_rx_core:U_RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear_parity_bit_received uart_rx_core.vhd(287) " "VHDL Process Statement warning at uart_rx_core.vhd(287): signal \"clear_parity_bit_received\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/uart_rx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_rx_core.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589081 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|uart_rx_core:U_RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_RX_FIFO " "Elaborating entity \"fifo\" for hierarchy \"uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_RX_FIFO\"" {  } { { "rtl/uart/uart.vhd" "U_RX_FIFO" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589081 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear fifo.vhd(101) " "VHDL Process Statement warning at fifo.vhd(101): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589083 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|fifo:U_RX_FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear fifo.vhd(121) " "VHDL Process Statement warning at fifo.vhd(121): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589083 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|fifo:U_RX_FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear fifo.vhd(134) " "VHDL Process Statement warning at fifo.vhd(134): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589083 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|fifo:U_RX_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_core uart_bus_wrap:UART\|uart:uart_periph\|uart_tx_core:U_TX " "Elaborating entity \"uart_tx_core\" for hierarchy \"uart_bus_wrap:UART\|uart:uart_periph\|uart_tx_core:U_TX\"" {  } { { "rtl/uart/uart.vhd" "U_TX" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589084 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "baudgen uart_tx_core.vhd(128) " "VHDL Process Statement warning at uart_tx_core.vhd(128): signal \"baudgen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/uart_tx_core.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_tx_core.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589085 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|uart_tx_core:U_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO " "Elaborating entity \"fifo\" for hierarchy \"uart_bus_wrap:UART\|uart:uart_periph\|fifo:U_TX_FIFO\"" {  } { { "rtl/uart/uart.vhd" "U_TX_FIFO" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear fifo.vhd(101) " "VHDL Process Statement warning at fifo.vhd(101): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589087 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|fifo:U_TX_FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear fifo.vhd(121) " "VHDL Process Statement warning at fifo.vhd(121): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589087 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|fifo:U_TX_FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear fifo.vhd(134) " "VHDL Process Statement warning at fifo.vhd(134): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rtl/uart/fifo.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/fifo.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1662480589087 "|mc2101|uart_bus_wrap:UART|uart:uart_periph|fifo:U_TX_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_interrupt uart_bus_wrap:UART\|uart:uart_periph\|uart_interrupt:U_IN_CTRL " "Elaborating entity \"uart_interrupt\" for hierarchy \"uart_bus_wrap:UART\|uart:uart_periph\|uart_interrupt:U_IN_CTRL\"" {  } { { "rtl/uart/uart.vhd" "U_IN_CTRL" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller uart_bus_wrap:UART\|uart_controller:uart_ctrl " "Elaborating entity \"uart_controller\" for hierarchy \"uart_bus_wrap:UART\|uart_controller:uart_ctrl\"" {  } { { "rtl/uart/uart_bus_wrap.vhd" "uart_ctrl" { Text "/home/cnl-riscv/mc2101/fpga/rtl/uart/uart_bus_wrap.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480589089 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ssram_bus_wrap:SRAM\|ssram_fpga:memory\|mem_rtl_0 " "Inferred dual-clock RAM node \"ssram_bus_wrap:SRAM\|ssram_fpga:memory\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1662480590955 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[31\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[31\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[30\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[30\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[29\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[29\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[28\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[28\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[27\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[27\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[26\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[26\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[25\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[25\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[24\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[24\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[23\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[23\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[22\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[22\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[21\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[21\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[20\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[20\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[19\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[19\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[18\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[18\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[17\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[17\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[16\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[16\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[15\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[15\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[14\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[14\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[13\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[13\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[12\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[12\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[11\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[11\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[10\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[10\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[9\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[9\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[8\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[8\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[7\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[7\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[6\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[6\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[5\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[5\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[4\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[4\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[3\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[3\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[2\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[2\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[1\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[1\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[0\]\" " "Converted tri-state node \"core_bus_wrap:AFTAB\|aftab_core:core\|memAddr\[0\]\" into a selector" {  } { { "rtl/core_bus_wrap.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/rtl/core_bus_wrap.vhd" 220 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[0\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[0\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[1\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[1\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[2\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[2\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[3\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[3\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[4\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[4\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[5\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[5\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[6\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[6\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[7\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_daru:daru\|aftab_daru_datapath:DataPath\|dataIn\[7\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_daru/aftab_daru_datapath.vhd" 75 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[1\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[1\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[0\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[0\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[2\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[2\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[3\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[3\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[4\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[4\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[5\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[5\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[6\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[6\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[7\] " "Converted tri-state buffer \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|dataOut\[7\]\" feeding internal logic into a wire" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 65 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1662480590979 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1662480590979 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[1\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[1\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591201 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[2\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[2\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[3\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[3\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[4\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[4\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[5\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[5\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[6\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[6\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[7\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[7\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591202 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[0\] " "LATCH primitive \"core_bus_wrap:AFTAB\|aftab_core:core\|aftab_datapath:datapathAFTAB\|aftab_dawu:dawu\|aftab_dawu_datapath:Datapath\|muxOut\[0\]\" is permanently enabled" {  } { { "ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_datapath/aftab_dawu/aftab_dawu_datapath.vhd" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662480591203 ""}
{ "Info" "ISMP_SMP_MIN_BIT_PROC_FAIL" "\|mc2101\|core_bus_wrap:AFTAB\|aftab_core:core\|aftab_controller:controllerAFTAB\|p_state " "Cannot use minimal number of bits to encode state machine \"\|mc2101\|core_bus_wrap:AFTAB\|aftab_core:core\|aftab_controller:controllerAFTAB\|p_state\"" {  } { { "ips/aftab/aftab_controller.vhd" "" { Text "/home/cnl-riscv/mc2101/fpga/ips/aftab/aftab_controller.vhd" 174 -1 0 } }  } 0 284000 "Cannot use minimal number of bits to encode state machine \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480595004 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ssram_bus_wrap:SRAM\|ssram_fpga:memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ssram_bus_wrap:SRAM\|ssram_fpga:memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif " "Parameter INIT_FILE set to db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662480596065 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1662480596065 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662480596065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480596153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ssram_bus_wrap:SRAM\|ssram_fpga:memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662480596153 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662480596153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pso1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pso1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pso1 " "Found entity 1: altsyncram_pso1" {  } { { "db/altsyncram_pso1.tdf" "" { Text "/home/cnl-riscv/mc2101/fpga/db/altsyncram_pso1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480596200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480596200 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/cnl-riscv/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1662480596279 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/cnl-riscv/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1662480596283 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/cnl-riscv/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1662480596309 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/cnl-riscv/mc2101/fpga/db/mc2101.ram0_ssram_fpga_7b428a8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "/home/cnl-riscv/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1662480596312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/cnl-riscv/mc2101/fpga/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480596380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480596380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "/home/cnl-riscv/mc2101/fpga/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662480596423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480596423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662480603393 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1662480611233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662480611847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662480611847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6258 " "Implemented 6258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662480612363 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662480612363 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1662480612363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6206 " "Implemented 6206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662480612363 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1662480612363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662480612363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662480612398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  6 16:10:12 2022 " "Processing ended: Tue Sep  6 16:10:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662480612398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662480612398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662480612398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662480612398 ""}
