.include "macros.inc"

.section .text, "ax" # 8001eb34


/* 8001EB34 0001BA74  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001EB38 0001BA78  7C 08 02 A6 */	mflr r0
/* 8001EB3C 0001BA7C  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001EB40 0001BA80  7C 64 1B 78 */	mr r4, r3
/* 8001EB44 0001BA84  80 63 01 AC */	lwz r3, 0x1ac(r3)
/* 8001EB48 0001BA88  48 00 39 A9 */	bl fpcNd_DrawMethod
/* 8001EB4C 0001BA8C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001EB50 0001BA90  7C 08 03 A6 */	mtlr r0
/* 8001EB54 0001BA94  38 21 00 10 */	addi r1, r1, 0x10
/* 8001EB58 0001BA98  4E 80 00 20 */	blr 
/* 8001EB5C 0001BA9C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001EB60 0001BAA0  7C 08 02 A6 */	mflr r0
/* 8001EB64 0001BAA4  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001EB68 0001BAA8  7C 64 1B 78 */	mr r4, r3
/* 8001EB6C 0001BAAC  80 63 01 AC */	lwz r3, 0x1ac(r3)
/* 8001EB70 0001BAB0  48 00 38 F1 */	bl fpcMtd_Execute
/* 8001EB74 0001BAB4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001EB78 0001BAB8  7C 08 03 A6 */	mtlr r0
/* 8001EB7C 0001BABC  38 21 00 10 */	addi r1, r1, 0x10
/* 8001EB80 0001BAC0  4E 80 00 20 */	blr 
/* 8001EB84 0001BAC4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001EB88 0001BAC8  7C 08 02 A6 */	mflr r0
/* 8001EB8C 0001BACC  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001EB90 0001BAD0  7C 64 1B 78 */	mr r4, r3
/* 8001EB94 0001BAD4  80 63 01 AC */	lwz r3, 0x1ac(r3)
/* 8001EB98 0001BAD8  48 00 38 ED */	bl fpcMtd_IsDelete
/* 8001EB9C 0001BADC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001EBA0 0001BAE0  7C 08 03 A6 */	mtlr r0
/* 8001EBA4 0001BAE4  38 21 00 10 */	addi r1, r1, 0x10
/* 8001EBA8 0001BAE8  4E 80 00 20 */	blr 
/* 8001EBAC 0001BAEC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001EBB0 0001BAF0  7C 08 02 A6 */	mflr r0
/* 8001EBB4 0001BAF4  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001EBB8 0001BAF8  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8001EBBC 0001BAFC  93 C1 00 08 */	stw r30, 8(r1)
/* 8001EBC0 0001BB00  7C 7F 1B 78 */	mr r31, r3
/* 8001EBC4 0001BB04  80 63 01 AC */	lwz r3, 0x1ac(r3)
/* 8001EBC8 0001BB08  7F E4 FB 78 */	mr r4, r31
/* 8001EBCC 0001BB0C  48 00 38 DD */	bl fpcMtd_Delete
/* 8001EBD0 0001BB10  7C 7E 1B 78 */	mr r30, r3
/* 8001EBD4 0001BB14  2C 1E 00 01 */	cmpwi r30, 1
/* 8001EBD8 0001BB18  40 82 00 0C */	bne lbl_8001EBE4
/* 8001EBDC 0001BB1C  38 7F 01 B0 */	addi r3, r31, 0x1b0
/* 8001EBE0 0001BB20  48 00 05 5D */	bl fopScnTg_QueueTo
lbl_8001EBE4:
/* 8001EBE4 0001BB24  7F C3 F3 78 */	mr r3, r30
/* 8001EBE8 0001BB28  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8001EBEC 0001BB2C  83 C1 00 08 */	lwz r30, 8(r1)
/* 8001EBF0 0001BB30  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001EBF4 0001BB34  7C 08 03 A6 */	mtlr r0
/* 8001EBF8 0001BB38  38 21 00 10 */	addi r1, r1, 0x10
/* 8001EBFC 0001BB3C  4E 80 00 20 */	blr 
/* 8001EC00 0001BB40  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 8001EC04 0001BB44  7C 08 02 A6 */	mflr r0
/* 8001EC08 0001BB48  90 01 00 14 */	stw r0, 0x14(r1)
/* 8001EC0C 0001BB4C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 8001EC10 0001BB50  7C 7F 1B 78 */	mr r31, r3
/* 8001EC14 0001BB54  88 03 00 0C */	lbz r0, 0xc(r3)
/* 8001EC18 0001BB58  7C 00 07 75 */	extsb. r0, r0
/* 8001EC1C 0001BB5C  40 82 00 38 */	bne lbl_8001EC54
/* 8001EC20 0001BB60  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 8001EC24 0001BB64  80 03 00 20 */	lwz r0, 0x20(r3)
/* 8001EC28 0001BB68  90 1F 01 AC */	stw r0, 0x1ac(r31)
/* 8001EC2C 0001BB6C  38 7F 01 B0 */	addi r3, r31, 0x1b0
/* 8001EC30 0001BB70  7F E4 FB 78 */	mr r4, r31
/* 8001EC34 0001BB74  48 00 05 55 */	bl fopScnTg_Init
/* 8001EC38 0001BB78  38 7F 01 B0 */	addi r3, r31, 0x1b0
/* 8001EC3C 0001BB7C  48 00 05 21 */	bl fopScnTg_ToQueue
/* 8001EC40 0001BB80  80 7F 00 AC */	lwz r3, 0xac(r31)
/* 8001EC44 0001BB84  28 03 00 00 */	cmplwi r3, 0
/* 8001EC48 0001BB88  41 82 00 0C */	beq lbl_8001EC54
/* 8001EC4C 0001BB8C  80 03 00 00 */	lwz r0, 0(r3)
/* 8001EC50 0001BB90  90 1F 00 B0 */	stw r0, 0xb0(r31)
lbl_8001EC54:
/* 8001EC54 0001BB94  80 7F 01 AC */	lwz r3, 0x1ac(r31)
/* 8001EC58 0001BB98  7F E4 FB 78 */	mr r4, r31
/* 8001EC5C 0001BB9C  48 00 38 71 */	bl fpcMtd_Create
/* 8001EC60 0001BBA0  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 8001EC64 0001BBA4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8001EC68 0001BBA8  7C 08 03 A6 */	mtlr r0
/* 8001EC6C 0001BBAC  38 21 00 10 */	addi r1, r1, 0x10
/* 8001EC70 0001BBB0  4E 80 00 20 */	blr 

