5 a 1 * 0
8 /ptmp/cvs/covered/diags/verilog -t main -vcd param11.vcd -o param11.cdd -v param11.v
3 0 $root $root NA 0 0 1
3 0 main main param11.v 1 24 1
2 1 10 90009 1 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 2 10 5000a 1 33 4 0 1 FOO
2 3 10 10001 0 1 400 0 0 a
2 4 10 1000a 1 37 1006 2 3
2 5 11 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 11 10002 2 2c 12000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 12 a000a 1 0 20008 0 0 32 64 5 0 0 0 0 0 0 0
2 8 12 6000b 1 33 4 0 7 FOO
2 9 12 50005 1 1b 20008 8 0 1 2 1002
2 10 12 10001 0 1 400 0 0 a
2 11 12 1000b 1 37 a 9 10
1 PARM_SIZE 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 PARM_OFFSET 0 80000 1 0 31 0 32 1 1 0 0 0 0 0 0 0
1 FOO 0 80000 1 0 4 1 4 1 45
1 a 7 830004 1 0 0 0 1 1 102
4 11 0 0
4 6 11 0
4 4 6 6
