==39566== Cachegrind, a cache and branch-prediction profiler
==39566== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39566== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39566== Command: ./sift .
==39566== 
--39566-- warning: L3 cache found, using its data for the LL simulation.
--39566-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39566-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39566== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39566== (see section Limitations in user manual)
==39566== NOTE: further instances of this message will not be shown
==39566== 
==39566== I   refs:      3,167,698,646
==39566== I1  misses:            1,822
==39566== LLi misses:            1,817
==39566== I1  miss rate:          0.00%
==39566== LLi miss rate:          0.00%
==39566== 
==39566== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39566== D1  misses:        4,945,349  (  2,888,655 rd   +   2,056,694 wr)
==39566== LLd misses:        4,752,220  (  2,732,301 rd   +   2,019,919 wr)
==39566== D1  miss rate:           0.5% (        0.4%     +         0.7%  )
==39566== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39566== 
==39566== LL refs:           4,947,171  (  2,890,477 rd   +   2,056,694 wr)
==39566== LL misses:         4,754,037  (  2,734,118 rd   +   2,019,919 wr)
==39566== LL miss rate:            0.1% (        0.1%     +         0.7%  )
