

================================================================
== Vivado HLS Report for 'process_r'
================================================================
* Date:           Sat Feb 15 07:24:55 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_hw_V_offset)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 13 'read' 'out_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_hw_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_hw_V_offset)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 14 'read' 'in_hw_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_reloading_in_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_reloading_in_2)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 15 'read' 'weights_reloading_in_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_hw_V_offset_c = alloca i29, align 4" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 16 'alloca' 'out_hw_V_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_reloading_in_3 = alloca i32, align 4" [partition_0/src/single_layer_top.cpp:58]   --->   Operation 17 'alloca' 'weights_reloading_in_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_0_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:79]   --->   Operation 18 'alloca' 'in_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_4 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 19 'alloca' 'Conv_0_Conv_0_squeez_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_5 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 20 'alloca' 'Conv_0_Conv_0_squeez_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_6 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 21 'alloca' 'Conv_0_Conv_0_squeez_6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Conv_0_Conv_0_squeez_7 = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:84]   --->   Operation 22 'alloca' 'Conv_0_Conv_0_squeez_7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_17 = alloca i16, align 2"   --->   Operation 23 'alloca' 'Conv_0_squeeze_Relu_17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_18 = alloca i16, align 2"   --->   Operation 24 'alloca' 'Conv_0_squeeze_Relu_18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_19 = alloca i16, align 2"   --->   Operation 25 'alloca' 'Conv_0_squeeze_Relu_19' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_20 = alloca i16, align 2"   --->   Operation 26 'alloca' 'Conv_0_squeeze_Relu_20' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_21 = alloca i16, align 2"   --->   Operation 27 'alloca' 'Conv_0_squeeze_Relu_21' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_22 = alloca i16, align 2"   --->   Operation 28 'alloca' 'Conv_0_squeeze_Relu_22' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_23 = alloca i16, align 2"   --->   Operation 29 'alloca' 'Conv_0_squeeze_Relu_23' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_24 = alloca i16, align 2"   --->   Operation 30 'alloca' 'Conv_0_squeeze_Relu_24' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_25 = alloca i16, align 2"   --->   Operation 31 'alloca' 'Conv_0_squeeze_Relu_25' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_26 = alloca i16, align 2"   --->   Operation 32 'alloca' 'Conv_0_squeeze_Relu_26' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_27 = alloca i16, align 2"   --->   Operation 33 'alloca' 'Conv_0_squeeze_Relu_27' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_28 = alloca i16, align 2"   --->   Operation 34 'alloca' 'Conv_0_squeeze_Relu_28' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_29 = alloca i16, align 2"   --->   Operation 35 'alloca' 'Conv_0_squeeze_Relu_29' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_30 = alloca i16, align 2"   --->   Operation 36 'alloca' 'Conv_0_squeeze_Relu_30' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_31 = alloca i16, align 2"   --->   Operation 37 'alloca' 'Conv_0_squeeze_Relu_31' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Conv_0_squeeze_Relu_32 = alloca i16, align 2"   --->   Operation 38 'alloca' 'Conv_0_squeeze_Relu_32' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_16 = alloca i16, align 2"   --->   Operation 39 'alloca' 'Relu_1_squeeze_Relu_16' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_17 = alloca i16, align 2"   --->   Operation 40 'alloca' 'Relu_1_squeeze_Relu_17' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_18 = alloca i16, align 2"   --->   Operation 41 'alloca' 'Relu_1_squeeze_Relu_18' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_19 = alloca i16, align 2"   --->   Operation 42 'alloca' 'Relu_1_squeeze_Relu_19' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_20 = alloca i16, align 2"   --->   Operation 43 'alloca' 'Relu_1_squeeze_Relu_20' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_21 = alloca i16, align 2"   --->   Operation 44 'alloca' 'Relu_1_squeeze_Relu_21' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_22 = alloca i16, align 2"   --->   Operation 45 'alloca' 'Relu_1_squeeze_Relu_22' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_23 = alloca i16, align 2"   --->   Operation 46 'alloca' 'Relu_1_squeeze_Relu_23' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_24 = alloca i16, align 2"   --->   Operation 47 'alloca' 'Relu_1_squeeze_Relu_24' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_25 = alloca i16, align 2"   --->   Operation 48 'alloca' 'Relu_1_squeeze_Relu_25' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_26 = alloca i16, align 2"   --->   Operation 49 'alloca' 'Relu_1_squeeze_Relu_26' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_27 = alloca i16, align 2"   --->   Operation 50 'alloca' 'Relu_1_squeeze_Relu_27' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_28 = alloca i16, align 2"   --->   Operation 51 'alloca' 'Relu_1_squeeze_Relu_28' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_29 = alloca i16, align 2"   --->   Operation 52 'alloca' 'Relu_1_squeeze_Relu_29' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_30 = alloca i16, align 2"   --->   Operation 53 'alloca' 'Relu_1_squeeze_Relu_30' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Relu_1_squeeze_Relu_31 = alloca i16, align 2"   --->   Operation 54 'alloca' 'Relu_1_squeeze_Relu_31' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_0_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 55 'alloca' 'out_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_1_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 56 'alloca' 'out_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out_2_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 57 'alloca' 'out_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%out_3_V_V = alloca i16, align 2" [partition_0/src/single_layer_top.cpp:99]   --->   Operation 58 'alloca' 'out_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 29> <Depth = 6> <FIFO>
ST_1 : Operation 59 [2/2] (4.37ns)   --->   "call void @mem_read50230(i64* %in_hw_V, i29 %in_hw_V_offset_read, i16* %in_0_V_V, i32 %weights_reloading_in_4, i32* %weights_reloading_in_3, i29 %out_hw_V_offset_read, i29* %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 59 'call' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "call void @mem_read50230(i64* %in_hw_V, i29 %in_hw_V_offset_read, i16* %in_0_V_V, i32 %weights_reloading_in_4, i32* %weights_reloading_in_3, i29 %out_hw_V_offset_read, i29* %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @Conv_0(i16* %in_0_V_V, i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7)" [partition_0/src/single_layer_top.cpp:118]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @Conv_0(i16* %in_0_V_V, i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7)" [partition_0/src/single_layer_top.cpp:118]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @Conv_0_squeeze_Relu_.16(i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7, i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32)" [partition_0/src/single_layer_top.cpp:119]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 64 [1/2] (0.00ns)   --->   "call fastcc void @Conv_0_squeeze_Relu_.16(i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_7, i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32)" [partition_0/src/single_layer_top.cpp:119]   --->   Operation 64 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @Relu_1(i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32, i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31)" [partition_0/src/single_layer_top.cpp:120]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @Relu_1(i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_32, i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31)" [partition_0/src/single_layer_top.cpp:120]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @squeeze_Relu_1(i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V)" [partition_0/src/single_layer_top.cpp:121]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @squeeze_Relu_1(i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_31, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V)" [partition_0/src/single_layer_top.cpp:121]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 69 [2/2] (0.00ns)   --->   "call void @mem_write(i32* %weights_reloading_in_3, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V, i64* %out_hw_V, i29* nocapture %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:124]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24)"   --->   Operation 70 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_23)"   --->   Operation 71 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_22)"   --->   Operation 72 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_21)"   --->   Operation 73 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_20)"   --->   Operation 74 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_19)"   --->   Operation 75 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_18)"   --->   Operation 76 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_17)"   --->   Operation 77 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_16)"   --->   Operation 78 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_15)"   --->   Operation 79 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_14)"   --->   Operation 80 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_13)"   --->   Operation 81 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_12)"   --->   Operation 82 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_11)"   --->   Operation 83 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_10)"   --->   Operation 84 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_9)"   --->   Operation 85 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_8)"   --->   Operation 86 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_7)"   --->   Operation 87 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_6)"   --->   Operation 88 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_5)"   --->   Operation 89 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_4)"   --->   Operation 90 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_3)"   --->   Operation 91 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_2)"   --->   Operation 92 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_1)"   --->   Operation 93 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0)"   --->   Operation 94 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_24)"   --->   Operation 95 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_23)"   --->   Operation 96 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_22)"   --->   Operation 97 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_21)"   --->   Operation 98 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_20)"   --->   Operation 99 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_19)"   --->   Operation 100 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_18)"   --->   Operation 101 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_17)"   --->   Operation 102 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_16)"   --->   Operation 103 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_15)"   --->   Operation 104 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_14)"   --->   Operation 105 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_13)"   --->   Operation 106 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_12)"   --->   Operation 107 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_11)"   --->   Operation 108 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_10)"   --->   Operation 109 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_9)"   --->   Operation 110 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_8)"   --->   Operation 111 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_7)"   --->   Operation 112 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_6)"   --->   Operation 113 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_5)"   --->   Operation 114 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_4)"   --->   Operation 115 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_3)"   --->   Operation 116 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_2)"   --->   Operation 117 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1_1)"   --->   Operation 118 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_1)"   --->   Operation 119 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_24)"   --->   Operation 120 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_23)"   --->   Operation 121 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_22)"   --->   Operation 122 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_21)"   --->   Operation 123 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_20)"   --->   Operation 124 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_19)"   --->   Operation 125 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_18)"   --->   Operation 126 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_17)"   --->   Operation 127 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_16)"   --->   Operation 128 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_15)"   --->   Operation 129 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_14)"   --->   Operation 130 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_13)"   --->   Operation 131 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_12)"   --->   Operation 132 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_11)"   --->   Operation 133 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_10)"   --->   Operation 134 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_9)"   --->   Operation 135 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_8)"   --->   Operation 136 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_7)"   --->   Operation 137 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_6)"   --->   Operation 138 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_5)"   --->   Operation 139 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_4)"   --->   Operation 140 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_3)"   --->   Operation 141 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_2)"   --->   Operation 142 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2_1)"   --->   Operation 143 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_2)"   --->   Operation 144 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_24)"   --->   Operation 145 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_23)"   --->   Operation 146 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_22)"   --->   Operation 147 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_21)"   --->   Operation 148 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_20)"   --->   Operation 149 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_19)"   --->   Operation 150 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_18)"   --->   Operation 151 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_17)"   --->   Operation 152 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_16)"   --->   Operation 153 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_15)"   --->   Operation 154 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_14)"   --->   Operation 155 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_13)"   --->   Operation 156 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_12)"   --->   Operation 157 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_11)"   --->   Operation 158 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_10)"   --->   Operation 159 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_9)"   --->   Operation 160 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_8)"   --->   Operation 161 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_7)"   --->   Operation 162 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_6)"   --->   Operation 163 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_5)"   --->   Operation 164 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_4)"   --->   Operation 165 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_3)"   --->   Operation 166 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_2)"   --->   Operation 167 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3_1)"   --->   Operation 168 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 169 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 170 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 171 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 172 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 173 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 174 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 175 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 176 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 177 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 178 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 179 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 180 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 181 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 182 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 183 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 184 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 185 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 186 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 187 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 188 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 189 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 190 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 191 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 192 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 193 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_3_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 194 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 195 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 196 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 197 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 198 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 199 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 200 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 201 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 202 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 203 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 204 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 205 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 207 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 208 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 210 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 212 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 214 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 215 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 216 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 217 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 218 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_2_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 219 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 220 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 221 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 222 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 223 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 224 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 225 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 226 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 227 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 228 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 229 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 230 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 231 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 232 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 233 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 234 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 235 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 236 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 237 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 238 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 239 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 240 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 241 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 242 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 243 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_1_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 244 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 245 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_1, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 246 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_2, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 247 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 248 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_4, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 249 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_5, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 250 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_6, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 251 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_7, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 252 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_8, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 253 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_9, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 254 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_10, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 255 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_11, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 256 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_12, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 257 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_13, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 258 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_14, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 259 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_15, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 260 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_16, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 261 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_17, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 262 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_18, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 263 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_19, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 264 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_20, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 265 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_21, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 266 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_22, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 267 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_23, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 268 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 269 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str4) nounwind" [partition_0/src/single_layer_top.cpp:65]   --->   Operation 270 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 2304, [21 x i8]* @p_str13, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [16 x i8]* @p_str14, [1 x i8]* @p_str4)"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_hw_V, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 784, [20 x i8]* @p_str11, [6 x i8]* @p_str9, [1 x i8]* @p_str4, i32 1, i32 1, i32 256, i32 256, [15 x i8]* @p_str12, [1 x i8]* @p_str4)"   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @in_LF_0_NF_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %in_0_V_V, i16* %in_0_V_V)"   --->   Operation 273 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 274 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%empty_178 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_4, i16* %Conv_0_Conv_0_squeez_4)"   --->   Operation 275 'specchannel' 'empty_178' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 276 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_5, i16* %Conv_0_Conv_0_squeez_5)"   --->   Operation 277 'specchannel' 'empty_179' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 278 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%empty_180 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_6, i16* %Conv_0_Conv_0_squeez_6)"   --->   Operation 279 'specchannel' 'empty_180' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 280 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @Conv_0_Conv_0_squeez, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_Conv_0_squeez_7, i16* %Conv_0_Conv_0_squeez_7)"   --->   Operation 281 'specchannel' 'empty_181' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_Conv_0_squeez_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%empty_182 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_15, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_17, i16* %Conv_0_squeeze_Relu_17)"   --->   Operation 283 'specchannel' 'empty_182' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 284 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_14, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_18, i16* %Conv_0_squeeze_Relu_18)"   --->   Operation 285 'specchannel' 'empty_183' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 286 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%empty_184 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_19, i16* %Conv_0_squeeze_Relu_19)"   --->   Operation 287 'specchannel' 'empty_184' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 288 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_20, i16* %Conv_0_squeeze_Relu_20)"   --->   Operation 289 'specchannel' 'empty_185' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 290 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_21, i16* %Conv_0_squeeze_Relu_21)"   --->   Operation 291 'specchannel' 'empty_186' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 292 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_22, i16* %Conv_0_squeeze_Relu_22)"   --->   Operation 293 'specchannel' 'empty_187' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 294 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_23, i16* %Conv_0_squeeze_Relu_23)"   --->   Operation 295 'specchannel' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 296 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_24, i16* %Conv_0_squeeze_Relu_24)"   --->   Operation 297 'specchannel' 'empty_189' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 298 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_25, i16* %Conv_0_squeeze_Relu_25)"   --->   Operation 299 'specchannel' 'empty_190' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 300 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%empty_191 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @Conv_0_squeeze_Relu_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_26, i16* %Conv_0_squeeze_Relu_26)"   --->   Operation 301 'specchannel' 'empty_191' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 302 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%empty_192 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_13, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_27, i16* %Conv_0_squeeze_Relu_27)"   --->   Operation 303 'specchannel' 'empty_192' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 304 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%empty_193 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_12, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_28, i16* %Conv_0_squeeze_Relu_28)"   --->   Operation 305 'specchannel' 'empty_193' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 306 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%empty_194 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_11, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_29, i16* %Conv_0_squeeze_Relu_29)"   --->   Operation 307 'specchannel' 'empty_194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 308 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%empty_195 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_10, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_30, i16* %Conv_0_squeeze_Relu_30)"   --->   Operation 309 'specchannel' 'empty_195' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 310 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%empty_196 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_31, i16* %Conv_0_squeeze_Relu_31)"   --->   Operation 311 'specchannel' 'empty_196' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 312 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%empty_197 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @Conv_0_squeeze_Relu_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Conv_0_squeeze_Relu_32, i16* %Conv_0_squeeze_Relu_32)"   --->   Operation 313 'specchannel' 'empty_197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Conv_0_squeeze_Relu_32, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 314 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%empty_198 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_15, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_16, i16* %Relu_1_squeeze_Relu_16)"   --->   Operation 315 'specchannel' 'empty_198' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 316 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%empty_199 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_14, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_17, i16* %Relu_1_squeeze_Relu_17)"   --->   Operation 317 'specchannel' 'empty_199' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 318 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%empty_200 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_7, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_18, i16* %Relu_1_squeeze_Relu_18)"   --->   Operation 319 'specchannel' 'empty_200' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 320 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%empty_201 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_19, i16* %Relu_1_squeeze_Relu_19)"   --->   Operation 321 'specchannel' 'empty_201' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 322 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%empty_202 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_20, i16* %Relu_1_squeeze_Relu_20)"   --->   Operation 323 'specchannel' 'empty_202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 324 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%empty_203 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_21, i16* %Relu_1_squeeze_Relu_21)"   --->   Operation 325 'specchannel' 'empty_203' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 326 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%empty_204 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_22, i16* %Relu_1_squeeze_Relu_22)"   --->   Operation 327 'specchannel' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 328 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%empty_205 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_23, i16* %Relu_1_squeeze_Relu_23)"   --->   Operation 329 'specchannel' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 330 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%empty_206 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_24, i16* %Relu_1_squeeze_Relu_24)"   --->   Operation 331 'specchannel' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 332 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%empty_207 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @Relu_1_squeeze_Relu_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_25, i16* %Relu_1_squeeze_Relu_25)"   --->   Operation 333 'specchannel' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 334 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%empty_208 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_13, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_26, i16* %Relu_1_squeeze_Relu_26)"   --->   Operation 335 'specchannel' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 336 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%empty_209 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_12, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_27, i16* %Relu_1_squeeze_Relu_27)"   --->   Operation 337 'specchannel' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 338 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%empty_210 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_11, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_28, i16* %Relu_1_squeeze_Relu_28)"   --->   Operation 339 'specchannel' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 340 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%empty_211 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_10, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_29, i16* %Relu_1_squeeze_Relu_29)"   --->   Operation 341 'specchannel' 'empty_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 342 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%empty_212 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_9, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_30, i16* %Relu_1_squeeze_Relu_30)"   --->   Operation 343 'specchannel' 'empty_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 344 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%empty_213 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @Relu_1_squeeze_Relu_8, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %Relu_1_squeeze_Relu_31, i16* %Relu_1_squeeze_Relu_31)"   --->   Operation 345 'specchannel' 'empty_213' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %Relu_1_squeeze_Relu_31, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 346 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%empty_214 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_0_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_0_V_V, i16* %out_0_V_V)"   --->   Operation 347 'specchannel' 'empty_214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 348 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%empty_215 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_1_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_1_V_V, i16* %out_1_V_V)"   --->   Operation 349 'specchannel' 'empty_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 350 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%empty_216 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_2_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_2_V_V, i16* %out_2_V_V)"   --->   Operation 351 'specchannel' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 352 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%empty_217 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @out_LF_3_NF_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 256, i32 256, i16* %out_3_V_V, i16* %out_3_V_V)"   --->   Operation 353 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 354 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3, [1 x i8]* @p_str4, [4 x i8]* @p_str36, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:70]   --->   Operation 355 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i16]* @Conv_0_weights_V_0_0_24, [4 x i16]* @Conv_0_weights_V_0_0_23, [4 x i16]* @Conv_0_weights_V_0_0_22, [4 x i16]* @Conv_0_weights_V_0_0_21, [4 x i16]* @Conv_0_weights_V_0_0_20, [4 x i16]* @Conv_0_weights_V_0_0_19, [4 x i16]* @Conv_0_weights_V_0_0_18, [4 x i16]* @Conv_0_weights_V_0_0_17, [4 x i16]* @Conv_0_weights_V_0_0_16, [4 x i16]* @Conv_0_weights_V_0_0_15, [4 x i16]* @Conv_0_weights_V_0_0_14, [4 x i16]* @Conv_0_weights_V_0_0_13, [4 x i16]* @Conv_0_weights_V_0_0_12, [4 x i16]* @Conv_0_weights_V_0_0_11, [4 x i16]* @Conv_0_weights_V_0_0_10, [4 x i16]* @Conv_0_weights_V_0_0_9, [4 x i16]* @Conv_0_weights_V_0_0_8, [4 x i16]* @Conv_0_weights_V_0_0_7, [4 x i16]* @Conv_0_weights_V_0_0_6, [4 x i16]* @Conv_0_weights_V_0_0_5, [4 x i16]* @Conv_0_weights_V_0_0_4, [4 x i16]* @Conv_0_weights_V_0_0_3, [4 x i16]* @Conv_0_weights_V_0_0_2, [4 x i16]* @Conv_0_weights_V_0_0_1, [4 x i16]* @Conv_0_weights_V_0_0, [4 x i16]* @Conv_0_weights_V_0_1_24, [4 x i16]* @Conv_0_weights_V_0_1_23, [4 x i16]* @Conv_0_weights_V_0_1_22, [4 x i16]* @Conv_0_weights_V_0_1_21, [4 x i16]* @Conv_0_weights_V_0_1_20, [4 x i16]* @Conv_0_weights_V_0_1_19, [4 x i16]* @Conv_0_weights_V_0_1_18, [4 x i16]* @Conv_0_weights_V_0_1_17, [4 x i16]* @Conv_0_weights_V_0_1_16, [4 x i16]* @Conv_0_weights_V_0_1_15, [4 x i16]* @Conv_0_weights_V_0_1_14, [4 x i16]* @Conv_0_weights_V_0_1_13, [4 x i16]* @Conv_0_weights_V_0_1_12, [4 x i16]* @Conv_0_weights_V_0_1_11, [4 x i16]* @Conv_0_weights_V_0_1_10, [4 x i16]* @Conv_0_weights_V_0_1_9, [4 x i16]* @Conv_0_weights_V_0_1_8, [4 x i16]* @Conv_0_weights_V_0_1_7, [4 x i16]* @Conv_0_weights_V_0_1_6, [4 x i16]* @Conv_0_weights_V_0_1_5, [4 x i16]* @Conv_0_weights_V_0_1_4, [4 x i16]* @Conv_0_weights_V_0_1_3, [4 x i16]* @Conv_0_weights_V_0_1_2, [4 x i16]* @Conv_0_weights_V_0_1_1, [4 x i16]* @Conv_0_weights_V_0_1, [4 x i16]* @Conv_0_weights_V_0_2_24, [4 x i16]* @Conv_0_weights_V_0_2_23, [4 x i16]* @Conv_0_weights_V_0_2_22, [4 x i16]* @Conv_0_weights_V_0_2_21, [4 x i16]* @Conv_0_weights_V_0_2_20, [4 x i16]* @Conv_0_weights_V_0_2_19, [4 x i16]* @Conv_0_weights_V_0_2_18, [4 x i16]* @Conv_0_weights_V_0_2_17, [4 x i16]* @Conv_0_weights_V_0_2_16, [4 x i16]* @Conv_0_weights_V_0_2_15, [4 x i16]* @Conv_0_weights_V_0_2_14, [4 x i16]* @Conv_0_weights_V_0_2_13, [4 x i16]* @Conv_0_weights_V_0_2_12, [4 x i16]* @Conv_0_weights_V_0_2_11, [4 x i16]* @Conv_0_weights_V_0_2_10, [4 x i16]* @Conv_0_weights_V_0_2_9, [4 x i16]* @Conv_0_weights_V_0_2_8, [4 x i16]* @Conv_0_weights_V_0_2_7, [4 x i16]* @Conv_0_weights_V_0_2_6, [4 x i16]* @Conv_0_weights_V_0_2_5, [4 x i16]* @Conv_0_weights_V_0_2_4, [4 x i16]* @Conv_0_weights_V_0_2_3, [4 x i16]* @Conv_0_weights_V_0_2_2, [4 x i16]* @Conv_0_weights_V_0_2_1, [4 x i16]* @Conv_0_weights_V_0_2, [4 x i16]* @Conv_0_weights_V_0_3_24, [4 x i16]* @Conv_0_weights_V_0_3_23, [4 x i16]* @Conv_0_weights_V_0_3_22, [4 x i16]* @Conv_0_weights_V_0_3_21, [4 x i16]* @Conv_0_weights_V_0_3_20, [4 x i16]* @Conv_0_weights_V_0_3_19, [4 x i16]* @Conv_0_weights_V_0_3_18, [4 x i16]* @Conv_0_weights_V_0_3_17, [4 x i16]* @Conv_0_weights_V_0_3_16, [4 x i16]* @Conv_0_weights_V_0_3_15, [4 x i16]* @Conv_0_weights_V_0_3_14, [4 x i16]* @Conv_0_weights_V_0_3_13, [4 x i16]* @Conv_0_weights_V_0_3_12, [4 x i16]* @Conv_0_weights_V_0_3_11, [4 x i16]* @Conv_0_weights_V_0_3_10, [4 x i16]* @Conv_0_weights_V_0_3_9, [4 x i16]* @Conv_0_weights_V_0_3_8, [4 x i16]* @Conv_0_weights_V_0_3_7, [4 x i16]* @Conv_0_weights_V_0_3_6, [4 x i16]* @Conv_0_weights_V_0_3_5, [4 x i16]* @Conv_0_weights_V_0_3_4, [4 x i16]* @Conv_0_weights_V_0_3_3, [4 x i16]* @Conv_0_weights_V_0_3_2, [4 x i16]* @Conv_0_weights_V_0_3_1, [4 x i16]* @Conv_0_weights_V_0_3)"   --->   Operation 356 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i24]* @Conv_0_biases_V_0, [4 x i24]* @Conv_0_biases_V_1, [4 x i24]* @Conv_0_biases_V_2, [4 x i24]* @Conv_0_biases_V_3, [1 x i8]* @p_str4, [7 x i8]* @p_str47, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)" [partition_0/src/single_layer_top.cpp:75]   --->   Operation 357 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([4 x i24]* @Conv_0_biases_V_0, [4 x i24]* @Conv_0_biases_V_1, [4 x i24]* @Conv_0_biases_V_2, [4 x i24]* @Conv_0_biases_V_3)"   --->   Operation 358 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%empty_218 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @weights_reloading_in, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i32* %weights_reloading_in_3, i32* %weights_reloading_in_3)" [partition_0/src/single_layer_top.cpp:58]   --->   Operation 359 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_reloading_in_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [partition_0/src/single_layer_top.cpp:58]   --->   Operation 360 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%empty_219 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @out_hw_OC_V_OC_offse, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 6, i32 0, i29* %out_hw_V_offset_c, i29* %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 361 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i29* %out_hw_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [partition_0/src/single_layer_top.cpp:104]   --->   Operation 362 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/2] (0.00ns)   --->   "call void @mem_write(i32* %weights_reloading_in_3, i16* %out_0_V_V, i16* %out_1_V_V, i16* %out_2_V_V, i16* %out_3_V_V, i64* %out_hw_V, i29* nocapture %out_hw_V_offset_c)" [partition_0/src/single_layer_top.cpp:124]   --->   Operation 363 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "ret void" [partition_0/src/single_layer_top.cpp:65]   --->   Operation 364 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	wire read on port 'out_hw_V_offset' (partition_0/src/single_layer_top.cpp:104) [238]  (0 ns)
	'call' operation ('call_ln104', partition_0/src/single_layer_top.cpp:104) to 'mem_read50230' [577]  (4.38 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
