{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639924498614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639924498615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 23:34:58 2021 " "Processing started: Sun Dec 19 23:34:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639924498615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924498615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sign_F -c sign_F " "Command: quartus_map --read_settings_files=on --write_settings_files=off sign_F -c sign_F" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924498615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639924499121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639924499121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc3_rom " "Found entity 1: wieght_fc3_rom" {  } { { "wieght_fc3_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc2_rom " "Found entity 1: wieght_fc2_rom" {  } { { "wieght_fc2_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_fc1_rom " "Found entity 1: wieght_fc1_rom" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv2_rom " "Found entity 1: wieght_conv2_rom" {  } { { "wieght_conv2_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wieght_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wieght_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wieght_conv1_rom " "Found entity 1: wieght_conv1_rom" {  } { { "wieght_conv1_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_conv1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timescale.sv 0 0 " "Found 0 design units, including 0 entities, in source file timescale.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file text_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_lcd " "Found entity 1: text_lcd" {  } { { "text_lcd.v" "" { Text "C:/lenet_sign_mnist_C/text_lcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file src_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_rom " "Found entity 1: src_rom" {  } { { "src_rom.v" "" { Text "C:/lenet_sign_mnist_C/src_rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924506954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924506954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_mnist.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_mnist.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_mnist " "Found entity 1: sign_mnist" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist_C/sign_mnist.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "C:/lenet_sign_mnist_C/relu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_pool.sv 1 1 " "Found 1 design units, including 1 entities, in source file max_pool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 max_pool " "Found entity 1: max_pool" {  } { { "max_pool.sv" "" { Text "C:/lenet_sign_mnist_C/max_pool.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lenet.v 1 1 " "Found 1 design units, including 1 entities, in source file lenet.v" { { "Info" "ISGN_ENTITY_NAME" "1 lenet " "Found entity 1: lenet" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_pooling.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_pooling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_pooling " "Found entity 1: iterator_pooling" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iterator_conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file iterator_conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iterator_conv " "Found entity 1: iterator_conv" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "global.sv 0 0 " "Found 0 design units, including 0 entities, in source file global.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "C:/lenet_sign_mnist_C/conv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.sv" "" { Text "C:/lenet_sign_mnist_C/buffer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc3_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc3_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc3_rom " "Found entity 1: bias_fc3_rom" {  } { { "bias_fc3_rom.sv" "" { Text "C:/lenet_sign_mnist_C/bias_fc3_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc2_rom " "Found entity 1: bias_fc2_rom" {  } { { "bias_fc2_rom.sv" "" { Text "C:/lenet_sign_mnist_C/bias_fc2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_fc1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_fc1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_fc1_rom " "Found entity 1: bias_fc1_rom" {  } { { "bias_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist_C/bias_fc1_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv2_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv2_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv2_rom " "Found entity 1: bias_conv2_rom" {  } { { "bias_conv2_rom.sv" "" { Text "C:/lenet_sign_mnist_C/bias_conv2_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bias_conv1_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file bias_conv1_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bias_conv1_rom " "Found entity 1: bias_conv1_rom" {  } { { "bias_conv1_rom.sv" "" { Text "C:/lenet_sign_mnist_C/bias_conv1_rom.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.sv 1 1 " "Found 1 design units, including 1 entities, in source file acc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_f_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sign_f_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_F_block " "Found entity 1: sign_F_block" {  } { { "sign_F_block.bdf" "" { Schematic "C:/lenet_sign_mnist_C/sign_F_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924507048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924507048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data lenet.v(54) " "Verilog HDL Implicit Net warning at lenet.v(54): created implicit net for \"first_data\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data lenet.v(55) " "Verilog HDL Implicit Net warning at lenet.v(55): created implicit net for \"last_data\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv1_ready lenet.v(60) " "Verilog HDL Implicit Net warning at lenet.v(60): created implicit net for \"conv1_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv1_en lenet.v(102) " "Verilog HDL Implicit Net warning at lenet.v(102): created implicit net for \"q_conv1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling1 lenet.v(155) " "Verilog HDL Implicit Net warning at lenet.v(155): created implicit net for \"first_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507048 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling1 lenet.v(156) " "Verilog HDL Implicit Net warning at lenet.v(156): created implicit net for \"last_data_pooling1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 156 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling1_ready lenet.v(157) " "Verilog HDL Implicit Net warning at lenet.v(157): created implicit net for \"pooling1_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling1_en lenet.v(191) " "Verilog HDL Implicit Net warning at lenet.v(191): created implicit net for \"qa_pooling1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu1_en lenet.v(205) " "Verilog HDL Implicit Net warning at lenet.v(205): created implicit net for \"qa_relu1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_conv2 lenet.v(284) " "Verilog HDL Implicit Net warning at lenet.v(284): created implicit net for \"first_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_conv2 lenet.v(285) " "Verilog HDL Implicit Net warning at lenet.v(285): created implicit net for \"last_data_conv2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 285 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "conv2_ready lenet.v(290) " "Verilog HDL Implicit Net warning at lenet.v(290): created implicit net for \"conv2_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_conv2_en lenet.v(333) " "Verilog HDL Implicit Net warning at lenet.v(333): created implicit net for \"q_conv2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_pooling2 lenet.v(386) " "Verilog HDL Implicit Net warning at lenet.v(386): created implicit net for \"first_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 386 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_pooling2 lenet.v(387) " "Verilog HDL Implicit Net warning at lenet.v(387): created implicit net for \"last_data_pooling2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pooling2_ready lenet.v(388) " "Verilog HDL Implicit Net warning at lenet.v(388): created implicit net for \"pooling2_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_pooling2_en lenet.v(422) " "Verilog HDL Implicit Net warning at lenet.v(422): created implicit net for \"qa_pooling2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 422 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu2_en lenet.v(436) " "Verilog HDL Implicit Net warning at lenet.v(436): created implicit net for \"qa_relu2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 436 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_FC1 lenet.v(518) " "Verilog HDL Implicit Net warning at lenet.v(518): created implicit net for \"first_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 518 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_FC1 lenet.v(519) " "Verilog HDL Implicit Net warning at lenet.v(519): created implicit net for \"last_data_FC1\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 519 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc1_ready lenet.v(524) " "Verilog HDL Implicit Net warning at lenet.v(524): created implicit net for \"fc1_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 524 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc1_en lenet.v(566) " "Verilog HDL Implicit Net warning at lenet.v(566): created implicit net for \"q_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 566 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc1_en lenet.v(579) " "Verilog HDL Implicit Net warning at lenet.v(579): created implicit net for \"qa_relu_fc1_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 579 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc2 lenet.v(657) " "Verilog HDL Implicit Net warning at lenet.v(657): created implicit net for \"first_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 657 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc2 lenet.v(658) " "Verilog HDL Implicit Net warning at lenet.v(658): created implicit net for \"last_data_fc2\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 658 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc2_ready lenet.v(663) " "Verilog HDL Implicit Net warning at lenet.v(663): created implicit net for \"fc2_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 663 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc2_en lenet.v(705) " "Verilog HDL Implicit Net warning at lenet.v(705): created implicit net for \"q_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 705 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa_relu_fc2_en lenet.v(718) " "Verilog HDL Implicit Net warning at lenet.v(718): created implicit net for \"qa_relu_fc2_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 718 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "first_data_fc3 lenet.v(796) " "Verilog HDL Implicit Net warning at lenet.v(796): created implicit net for \"first_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 796 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_data_fc3 lenet.v(797) " "Verilog HDL Implicit Net warning at lenet.v(797): created implicit net for \"last_data_fc3\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 797 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fc3_ready lenet.v(802) " "Verilog HDL Implicit Net warning at lenet.v(802): created implicit net for \"fc3_ready\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 802 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_fc3_en lenet.v(844) " "Verilog HDL Implicit Net warning at lenet.v(844): created implicit net for \"q_fc3_en\"" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 844 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_mac_en_b1 acc.sv(83) " "Verilog HDL Implicit Net warning at acc.sv(83): created implicit net for \"q_mac_en_b1\"" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507049 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mac mac.sv(21) " "Verilog HDL Parameter Declaration warning at mac.sv(21): Parameter Declaration in module \"mac\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1639924507296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sign_F_block " "Elaborating entity \"sign_F_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639924507424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_lcd text_lcd:inst4 " "Elaborating entity \"text_lcd\" for hierarchy \"text_lcd:inst4\"" {  } { { "sign_F_block.bdf" "inst4" { Schematic "C:/lenet_sign_mnist_C/sign_F_block.bdf" { { 72 920 1112 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lenet lenet:inst1 " "Elaborating entity \"lenet\" for hierarchy \"lenet:inst1\"" {  } { { "sign_F_block.bdf" "inst1" { Schematic "C:/lenet_sign_mnist_C/sign_F_block.bdf" { { 136 688 888 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(67) " "Verilog HDL assignment warning at lenet.v(67): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(72) " "Verilog HDL assignment warning at lenet.v(72): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(78) " "Verilog HDL assignment warning at lenet.v(78): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(137) " "Verilog HDL assignment warning at lenet.v(137): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(164) " "Verilog HDL assignment warning at lenet.v(164): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(169) " "Verilog HDL assignment warning at lenet.v(169): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(174) " "Verilog HDL assignment warning at lenet.v(174): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(242) " "Verilog HDL assignment warning at lenet.v(242): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507462 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(297) " "Verilog HDL assignment warning at lenet.v(297): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(302) " "Verilog HDL assignment warning at lenet.v(302): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(307) " "Verilog HDL assignment warning at lenet.v(307): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(368) " "Verilog HDL assignment warning at lenet.v(368): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(395) " "Verilog HDL assignment warning at lenet.v(395): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(400) " "Verilog HDL assignment warning at lenet.v(400): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(405) " "Verilog HDL assignment warning at lenet.v(405): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(475) " "Verilog HDL assignment warning at lenet.v(475): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(531) " "Verilog HDL assignment warning at lenet.v(531): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(536) " "Verilog HDL assignment warning at lenet.v(536): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(542) " "Verilog HDL assignment warning at lenet.v(542): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(614) " "Verilog HDL assignment warning at lenet.v(614): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(670) " "Verilog HDL assignment warning at lenet.v(670): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(675) " "Verilog HDL assignment warning at lenet.v(675): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(681) " "Verilog HDL assignment warning at lenet.v(681): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 lenet.v(753) " "Verilog HDL assignment warning at lenet.v(753): truncated value with size 32 to match size of target (12)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507463 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(809) " "Verilog HDL assignment warning at lenet.v(809): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507464 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(814) " "Verilog HDL assignment warning at lenet.v(814): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507464 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(820) " "Verilog HDL assignment warning at lenet.v(820): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507464 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lenet.v(851) " "Verilog HDL assignment warning at lenet.v(851): truncated value with size 32 to match size of target (6)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507464 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 lenet.v(856) " "Verilog HDL assignment warning at lenet.v(856): truncated value with size 32 to match size of target (26)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507464 "|sign_F_block|lenet:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 lenet.v(874) " "Verilog HDL assignment warning at lenet.v(874): truncated value with size 16 to match size of target (15)" {  } { { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507464 "|sign_F_block|lenet:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv1_rom lenet:inst1\|wieght_conv1_rom:wieght_conv1_rom " "Elaborating entity \"wieght_conv1_rom\" for hierarchy \"lenet:inst1\|wieght_conv1_rom:wieght_conv1_rom\"" {  } { { "lenet.v" "wieght_conv1_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507465 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv1_rom lenet:inst1\|bias_conv1_rom:bias_conv1_rom " "Elaborating entity \"bias_conv1_rom\" for hierarchy \"lenet:inst1\|bias_conv1_rom:bias_conv1_rom\"" {  } { { "lenet.v" "bias_conv1_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst1\|iterator_conv:iterator_conv1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst1\|iterator_conv:iterator_conv1\"" {  } { { "lenet.v" "iterator_conv1" { Text "C:/lenet_sign_mnist_C/lenet.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507474 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507474 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507474 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507474 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507474 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507475 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507475 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst1\|conv:conv1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst1\|conv:conv1\"" {  } { { "lenet.v" "conv1" { Text "C:/lenet_sign_mnist_C/lenet.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507475 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst1\|conv:conv1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst1\|conv:conv1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist_C/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507480 "|sign_F_block|lenet:inst4|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507480 "|sign_F_block|lenet:inst4|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "416 390 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 416 to match size of target (390)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507480 "|sign_F_block|lenet:inst4|conv:conv1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507480 "|sign_F_block|lenet:inst4|conv:conv1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst1\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst1\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist_C/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507480 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507481 "|sign_F_block|lenet:inst4|conv:conv1|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst1\|buffer:buffer_conv1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst1\|buffer:buffer_conv1\"" {  } { { "lenet.v" "buffer_conv1" { Text "C:/lenet_sign_mnist_C/lenet.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst1\|iterator_pooling:iterator_pooling1 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst1\|iterator_pooling:iterator_pooling1\"" {  } { { "lenet.v" "iterator_pooling1" { Text "C:/lenet_sign_mnist_C/lenet.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(41) " "Verilog HDL assignment warning at iterator_pooling.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507490 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(46) " "Verilog HDL assignment warning at iterator_pooling.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507490 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(52) " "Verilog HDL assignment warning at iterator_pooling.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507490 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(57) " "Verilog HDL assignment warning at iterator_pooling.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507490 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507490 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(70) " "Verilog HDL assignment warning at iterator_pooling.sv(70): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507491 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst1\|max_pool:max_pooling1 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst1\|max_pool:max_pooling1\"" {  } { { "lenet.v" "max_pooling1" { Text "C:/lenet_sign_mnist_C/lenet.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst1\|relu:relu1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst1\|relu:relu1\"" {  } { { "lenet.v" "relu1" { Text "C:/lenet_sign_mnist_C/lenet.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst1\|buffer:buffer_relu1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst1\|buffer:buffer_relu1\"" {  } { { "lenet.v" "buffer_relu1" { Text "C:/lenet_sign_mnist_C/lenet.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_conv2_rom lenet:inst1\|wieght_conv2_rom:wieght_conv2_rom " "Elaborating entity \"wieght_conv2_rom\" for hierarchy \"lenet:inst1\|wieght_conv2_rom:wieght_conv2_rom\"" {  } { { "lenet.v" "wieght_conv2_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507496 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_conv2_rom lenet:inst1\|bias_conv2_rom:bias_conv2_rom " "Elaborating entity \"bias_conv2_rom\" for hierarchy \"lenet:inst1\|bias_conv2_rom:bias_conv2_rom\"" {  } { { "lenet.v" "bias_conv2_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507545 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst1\|iterator_conv:iterator_conv2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst1\|iterator_conv:iterator_conv2\"" {  } { { "lenet.v" "iterator_conv2" { Text "C:/lenet_sign_mnist_C/lenet.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507557 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507557 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507557 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507557 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507558 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507558 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507558 "|sign_F_block|lenet:inst4|iterator_conv:iterator_conv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst1\|conv:conv2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst1\|conv:conv2\"" {  } { { "lenet.v" "conv2" { Text "C:/lenet_sign_mnist_C/lenet.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507559 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist_C/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507588 "|sign_F_block|lenet:inst4|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507588 "|sign_F_block|lenet:inst4|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507588 "|sign_F_block|lenet:inst4|conv:conv2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507588 "|sign_F_block|lenet:inst4|conv:conv2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist_C/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507594 "|sign_F_block|lenet:inst4|conv:conv2|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst1\|buffer:buffer_conv2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst1\|buffer:buffer_conv2\"" {  } { { "lenet.v" "buffer_conv2" { Text "C:/lenet_sign_mnist_C/lenet.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_pooling lenet:inst1\|iterator_pooling:iterator_pooling2 " "Elaborating entity \"iterator_pooling\" for hierarchy \"lenet:inst1\|iterator_pooling:iterator_pooling2\"" {  } { { "lenet.v" "iterator_pooling2" { Text "C:/lenet_sign_mnist_C/lenet.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507628 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(41) " "Verilog HDL assignment warning at iterator_pooling.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507629 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_pooling.sv(46) " "Verilog HDL assignment warning at iterator_pooling.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507630 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(52) " "Verilog HDL assignment warning at iterator_pooling.sv(52): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507630 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_pooling.sv(57) " "Verilog HDL assignment warning at iterator_pooling.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507630 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(62) " "Verilog HDL assignment warning at iterator_pooling.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507630 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_pooling.sv(70) " "Verilog HDL assignment warning at iterator_pooling.sv(70): truncated value with size 32 to match size of target (12)" {  } { { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507630 "|sign_F_block|lenet:inst4|iterator_pooling:iterator_pooling2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_pool lenet:inst1\|max_pool:max_pooling2 " "Elaborating entity \"max_pool\" for hierarchy \"lenet:inst1\|max_pool:max_pooling2\"" {  } { { "lenet.v" "max_pooling2" { Text "C:/lenet_sign_mnist_C/lenet.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst1\|relu:relu2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst1\|relu:relu2\"" {  } { { "lenet.v" "relu2" { Text "C:/lenet_sign_mnist_C/lenet.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst1\|buffer:buffer_relu2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst1\|buffer:buffer_relu2\"" {  } { { "lenet.v" "buffer_relu2" { Text "C:/lenet_sign_mnist_C/lenet.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc1_rom lenet:inst1\|wieght_fc1_rom:wieght_fc1_rom " "Elaborating entity \"wieght_fc1_rom\" for hierarchy \"lenet:inst1\|wieght_fc1_rom:wieght_fc1_rom\"" {  } { { "lenet.v" "wieght_fc1_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507643 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(11) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(11): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_fc1_rom.sv" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639924507727 "|sign_F_block|lenet:inst4|wieght_fc1_rom:wieght_fc1_rom"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 wieght_fc1_rom.sv(12) " "Verilog HDL Declaration warning at wieght_fc1_rom.sv(12): vector has more than 2**16 bits" {  } { { "wieght_fc1_rom.sv" "" { Text "C:/lenet_sign_mnist_C/wieght_fc1_rom.sv" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1639924507727 "|sign_F_block|lenet:inst4|wieght_fc1_rom:wieght_fc1_rom"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc1_rom lenet:inst1\|bias_fc1_rom:bias_fc1_rom " "Elaborating entity \"bias_fc1_rom\" for hierarchy \"lenet:inst1\|bias_fc1_rom:bias_fc1_rom\"" {  } { { "lenet.v" "bias_fc1_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507728 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst1\|iterator_conv:iterator_FC1 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst1\|iterator_conv:iterator_FC1\"" {  } { { "lenet.v" "iterator_FC1" { Text "C:/lenet_sign_mnist_C/lenet.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507732 "|sign_F_block|lenet:inst4|iterator_conv:iterator_FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst1\|conv:conv_fc1 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst1\|conv:conv_fc1\"" {  } { { "lenet.v" "conv_fc1" { Text "C:/lenet_sign_mnist_C/lenet.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist_C/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507745 "|sign_F_block|lenet:inst4|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507745 "|sign_F_block|lenet:inst4|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507745 "|sign_F_block|lenet:inst4|conv:conv_fc1|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507745 "|sign_F_block|lenet:inst4|conv:conv_fc1|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist_C/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507758 "|sign_F_block|lenet:inst4|conv:conv_fc1|acc:out_num[0].acc|mac:mac"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst1\|relu:relu_fc1 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst1\|relu:relu_fc1\"" {  } { { "lenet.v" "relu_fc1" { Text "C:/lenet_sign_mnist_C/lenet.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst1\|buffer:buffer_relu_fc1 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst1\|buffer:buffer_relu_fc1\"" {  } { { "lenet.v" "buffer_relu_fc1" { Text "C:/lenet_sign_mnist_C/lenet.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc2_rom lenet:inst1\|wieght_fc2_rom:wieght_fc2_rom " "Elaborating entity \"wieght_fc2_rom\" for hierarchy \"lenet:inst1\|wieght_fc2_rom:wieght_fc2_rom\"" {  } { { "lenet.v" "wieght_fc2_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507762 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc2_rom lenet:inst1\|bias_fc2_rom:bias_fc2_rom " "Elaborating entity \"bias_fc2_rom\" for hierarchy \"lenet:inst1\|bias_fc2_rom:bias_fc2_rom\"" {  } { { "lenet.v" "bias_fc2_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507774 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst1\|iterator_conv:iterator_fc2 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst1\|iterator_conv:iterator_fc2\"" {  } { { "lenet.v" "iterator_fc2" { Text "C:/lenet_sign_mnist_C/lenet.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507780 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst1\|conv:conv_fc2 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst1\|conv:conv_fc2\"" {  } { { "lenet.v" "conv_fc2" { Text "C:/lenet_sign_mnist_C/lenet.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507781 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist_C/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507786 "|sign_F_block|lenet:inst4|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507786 "|sign_F_block|lenet:inst4|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507787 "|sign_F_block|lenet:inst4|conv:conv_fc2|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507787 "|sign_F_block|lenet:inst4|conv:conv_fc2|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist_C/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507789 "|sign_F_block|lenet:inst4|conv:conv_fc2|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relu lenet:inst1\|relu:relu_fc2 " "Elaborating entity \"relu\" for hierarchy \"lenet:inst1\|relu:relu_fc2\"" {  } { { "lenet.v" "relu_fc2" { Text "C:/lenet_sign_mnist_C/lenet.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer lenet:inst1\|buffer:buffer_relu_fc2 " "Elaborating entity \"buffer\" for hierarchy \"lenet:inst1\|buffer:buffer_relu_fc2\"" {  } { { "lenet.v" "buffer_relu_fc2" { Text "C:/lenet_sign_mnist_C/lenet.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wieght_fc3_rom lenet:inst1\|wieght_fc3_rom:wieght_fc3_rom " "Elaborating entity \"wieght_fc3_rom\" for hierarchy \"lenet:inst1\|wieght_fc3_rom:wieght_fc3_rom\"" {  } { { "lenet.v" "wieght_fc3_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507794 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias_fc3_rom lenet:inst1\|bias_fc3_rom:bias_fc3_rom " "Elaborating entity \"bias_fc3_rom\" for hierarchy \"lenet:inst1\|bias_fc3_rom:bias_fc3_rom\"" {  } { { "lenet.v" "bias_fc3_rom" { Text "C:/lenet_sign_mnist_C/lenet.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507803 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "weight " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"weight\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iterator_conv lenet:inst1\|iterator_conv:iterator_fc3 " "Elaborating entity \"iterator_conv\" for hierarchy \"lenet:inst1\|iterator_conv:iterator_fc3\"" {  } { { "lenet.v" "iterator_fc3" { Text "C:/lenet_sign_mnist_C/lenet.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(43) " "Verilog HDL assignment warning at iterator_conv.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507805 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 iterator_conv.sv(48) " "Verilog HDL assignment warning at iterator_conv.sv(48): truncated value with size 32 to match size of target (4)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507805 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(54) " "Verilog HDL assignment warning at iterator_conv.sv(54): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507806 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 iterator_conv.sv(59) " "Verilog HDL assignment warning at iterator_conv.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507806 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(64) " "Verilog HDL assignment warning at iterator_conv.sv(64): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507806 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(72) " "Verilog HDL assignment warning at iterator_conv.sv(72): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507806 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 iterator_conv.sv(75) " "Verilog HDL assignment warning at iterator_conv.sv(75): truncated value with size 32 to match size of target (12)" {  } { { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507806 "|sign_F_block|lenet:inst4|iterator_conv:iterator_fc3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv lenet:inst1\|conv:conv_fc3 " "Elaborating entity \"conv\" for hierarchy \"lenet:inst1\|conv:conv_fc3\"" {  } { { "lenet.v" "conv_fc3" { Text "C:/lenet_sign_mnist_C/lenet.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507806 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "w_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"w_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1639924507807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc " "Elaborating entity \"acc\" for hierarchy \"lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\"" {  } { { "conv.sv" "out_num\[0\].acc" { Text "C:/lenet_sign_mnist_C/conv.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(33) " "Verilog HDL assignment warning at acc.sv(33): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507808 "|sign_F_block|lenet:inst4|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(39) " "Verilog HDL assignment warning at acc.sv(39): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507808 "|sign_F_block|lenet:inst4|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "544 510 acc.sv(45) " "Verilog HDL assignment warning at acc.sv(45): truncated value with size 544 to match size of target (510)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507808 "|sign_F_block|lenet:inst4|conv:conv_fc3|acc:out_num[0].acc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 acc.sv(52) " "Verilog HDL assignment warning at acc.sv(52): truncated value with size 16 to match size of target (15)" {  } { { "acc.sv" "" { Text "C:/lenet_sign_mnist_C/acc.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507808 "|sign_F_block|lenet:inst4|conv:conv_fc3|acc:out_num[0].acc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac " "Elaborating entity \"mac\" for hierarchy \"lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\"" {  } { { "acc.sv" "mac" { Text "C:/lenet_sign_mnist_C/acc.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 mac.sv(32) " "Verilog HDL assignment warning at mac.sv(32): truncated value with size 16 to match size of target (15)" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507810 "|sign_F_block|lenet:inst4|conv:conv_fc3|acc:out_num[0].acc|mac:mac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_rom src_rom:inst2 " "Elaborating entity \"src_rom\" for hierarchy \"src_rom:inst2\"" {  } { { "sign_F_block.bdf" "inst2" { Schematic "C:/lenet_sign_mnist_C/sign_F_block.bdf" { { 200 488 664 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 src_rom.v(29) " "Verilog HDL assignment warning at src_rom.v(29): truncated value with size 32 to match size of target (11)" {  } { { "src_rom.v" "" { Text "C:/lenet_sign_mnist_C/src_rom.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507811 "|sign_F_block|src_rom:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_mnist sign_mnist:inst " "Elaborating entity \"sign_mnist\" for hierarchy \"sign_mnist:inst\"" {  } { { "sign_F_block.bdf" "inst" { Schematic "C:/lenet_sign_mnist_C/sign_F_block.bdf" { { 264 256 432 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924507811 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sign_mnist.v(56) " "Verilog HDL assignment warning at sign_mnist.v(56): truncated value with size 32 to match size of target (5)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist_C/sign_mnist.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507887 "|sign_F_block|sign_mnist:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sign_mnist.v(72) " "Verilog HDL assignment warning at sign_mnist.v(72): truncated value with size 32 to match size of target (11)" {  } { { "sign_mnist.v" "" { Text "C:/lenet_sign_mnist_C/sign_mnist.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1639924507888 "|sign_F_block|sign_mnist:inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst1\|buffer:buffer_relu_fc2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst1\|buffer:buffer_relu_fc2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535128 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst1\|buffer:buffer_relu_fc1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst1\|buffer:buffer_relu_fc1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535129 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst1\|buffer:buffer_relu2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst1\|buffer:buffer_relu2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535131 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst1\|buffer:buffer_conv2\|mem_rtl_0 " "Inferred RAM node \"lenet:inst1\|buffer:buffer_conv2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535143 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst1\|buffer:buffer_relu1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst1\|buffer:buffer_relu1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535157 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "lenet:inst1\|buffer:buffer_conv1\|mem_rtl_0 " "Inferred RAM node \"lenet:inst1\|buffer:buffer_conv1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535162 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "src_rom:inst2\|mem_rtl_0 " "Inferred RAM node \"src_rom:inst2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1639924535167 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst1\|buffer:buffer_relu_fc2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst1\|buffer:buffer_relu_fc2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 33 " "Parameter NUMWORDS_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 33 " "Parameter NUMWORDS_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst1\|buffer:buffer_relu_fc1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst1\|buffer:buffer_relu_fc1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 21 " "Parameter WIDTH_A set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 21 " "Parameter WIDTH_B set to 21" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65 " "Parameter NUMWORDS_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst1\|buffer:buffer_relu2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst1\|buffer:buffer_relu2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 304 " "Parameter WIDTH_A set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 17 " "Parameter NUMWORDS_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 304 " "Parameter WIDTH_B set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 17 " "Parameter NUMWORDS_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst1\|buffer:buffer_conv2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst1\|buffer:buffer_conv2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 320 " "Parameter WIDTH_A set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 320 " "Parameter WIDTH_B set to 320" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65 " "Parameter NUMWORDS_B set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst1\|buffer:buffer_relu1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst1\|buffer:buffer_relu1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 102 " "Parameter WIDTH_A set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 145 " "Parameter NUMWORDS_A set to 145" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 102 " "Parameter WIDTH_B set to 102" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 145 " "Parameter NUMWORDS_B set to 145" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lenet:inst1\|buffer:buffer_conv1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lenet:inst1\|buffer:buffer_conv1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 108 " "Parameter WIDTH_A set to 108" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 577 " "Parameter NUMWORDS_A set to 577" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 108 " "Parameter WIDTH_B set to 108" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 577 " "Parameter NUMWORDS_B set to 577" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "src_rom:inst2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"src_rom:inst2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 785 " "Parameter NUMWORDS_A set to 785" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 785 " "Parameter NUMWORDS_B set to 785" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|bias_d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|bias_d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752875 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639924752875 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "120 " "Inferred 120 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv1\|acc:out_num\[3\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv1\|acc:out_num\[3\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv1\|acc:out_num\[2\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv1\|acc:out_num\[2\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv1\|acc:out_num\[1\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv1\|acc:out_num\[1\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv1\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[13\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[11\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[10\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[8\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[7\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[6\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[5\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[4\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[3\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[2\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[1\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv2\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult15\"" {  } { { "mac.sv" "Mult15" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult14\"" {  } { { "mac.sv" "Mult14" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult13\"" {  } { { "mac.sv" "Mult13" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult12\"" {  } { { "mac.sv" "Mult12" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult11\"" {  } { { "mac.sv" "Mult11" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult10\"" {  } { { "mac.sv" "Mult10" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult9\"" {  } { { "mac.sv" "Mult9" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult8\"" {  } { { "mac.sv" "Mult8" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult7\"" {  } { { "mac.sv" "Mult7" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult6\"" {  } { { "mac.sv" "Mult6" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult5\"" {  } { { "mac.sv" "Mult5" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult4\"" {  } { { "mac.sv" "Mult4" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult3\"" {  } { { "mac.sv" "Mult3" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult2\"" {  } { { "mac.sv" "Mult2" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult1\"" {  } { { "mac.sv" "Mult1" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|Mult0\"" {  } { { "mac.sv" "Mult0" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639924752893 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639924752893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924752940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst1\|buffer:buffer_relu_fc2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 33 " "Parameter \"NUMWORDS_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 33 " "Parameter \"NUMWORDS_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752940 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924752940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isg1 " "Found entity 1: altsyncram_isg1" {  } { { "db/altsyncram_isg1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_isg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924752977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924752977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924752985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst1\|buffer:buffer_relu_fc1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 21 " "Parameter \"WIDTH_A\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 21 " "Parameter \"WIDTH_B\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65 " "Parameter \"NUMWORDS_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924752985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924752985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsg1 " "Found entity 1: altsyncram_qsg1" {  } { { "db/altsyncram_qsg1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_qsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|buffer:buffer_relu2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|buffer:buffer_relu2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|buffer:buffer_relu2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst1\|buffer:buffer_relu2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 304 " "Parameter \"WIDTH_A\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 17 " "Parameter \"NUMWORDS_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 304 " "Parameter \"WIDTH_B\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 17 " "Parameter \"NUMWORDS_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753033 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovg1 " "Found entity 1: altsyncram_ovg1" {  } { { "db/altsyncram_ovg1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_ovg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|buffer:buffer_conv2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|buffer:buffer_conv2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|buffer:buffer_conv2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst1\|buffer:buffer_conv2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 320 " "Parameter \"WIDTH_A\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 320 " "Parameter \"WIDTH_B\" = \"320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65 " "Parameter \"NUMWORDS_B\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvg1 " "Found entity 1: altsyncram_uvg1" {  } { { "db/altsyncram_uvg1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_uvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|buffer:buffer_relu1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|buffer:buffer_relu1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|buffer:buffer_relu1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst1\|buffer:buffer_relu1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 102 " "Parameter \"WIDTH_A\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 145 " "Parameter \"NUMWORDS_A\" = \"145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 102 " "Parameter \"WIDTH_B\" = \"102\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 145 " "Parameter \"NUMWORDS_B\" = \"145\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753214 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2h1 " "Found entity 1: altsyncram_q2h1" {  } { { "db/altsyncram_q2h1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_q2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|buffer:buffer_conv1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|buffer:buffer_conv1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|buffer:buffer_conv1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"lenet:inst1\|buffer:buffer_conv1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 108 " "Parameter \"WIDTH_A\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 577 " "Parameter \"NUMWORDS_A\" = \"577\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 108 " "Parameter \"WIDTH_B\" = \"108\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 577 " "Parameter \"NUMWORDS_B\" = \"577\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6h1 " "Found entity 1: altsyncram_a6h1" {  } { { "db/altsyncram_a6h1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_a6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "src_rom:inst2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"src_rom:inst2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "src_rom:inst2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"src_rom:inst2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 785 " "Parameter \"NUMWORDS_A\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 785 " "Parameter \"NUMWORDS_B\" = \"785\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753330 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0h1 " "Found entity 1: altsyncram_c0h1" {  } { { "db/altsyncram_c0h1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_c0h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0 " "Instantiated megafunction \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|altshift_taps:bias_d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hkm " "Found entity 1: shift_taps_hkm" {  } { { "db/shift_taps_hkm.tdf" "" { Text "C:/lenet_sign_mnist_C/db/shift_taps_hkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "C:/lenet_sign_mnist_C/db/altsyncram_22b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "C:/lenet_sign_mnist_C/db/cntr_7pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "C:/lenet_sign_mnist_C/db/cntr_u8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst1\|conv:conv1\|acc:out_num\[5\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753619 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p4t " "Found entity 1: mult_p4t" {  } { { "db/mult_p4t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_p4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst1\|conv:conv1\|acc:out_num\[4\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753660 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_n4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_n4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_n4t " "Found entity 1: mult_n4t" {  } { { "db/mult_n4t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_n4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst1\|conv:conv_fc3\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 42 " "Parameter \"LPM_WIDTHP\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 42 " "Parameter \"LPM_WIDTHR\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753715 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_56t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0 " "Instantiated megafunction \"lenet:inst1\|conv:conv_fc2\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753758 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96t " "Found entity 1: mult_96t" {  } { { "db/mult_96t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_96t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753796 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a6t " "Found entity 1: mult_a6t" {  } { { "db/mult_a6t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_a6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst1\|conv:conv2\|acc:out_num\[15\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753833 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst1\|conv:conv2\|acc:out_num\[14\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753889 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66t " "Found entity 1: mult_66t" {  } { { "db/mult_66t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_66t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924753960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4 " "Instantiated megafunction \"lenet:inst1\|conv:conv2\|acc:out_num\[12\].acc\|mac:mac\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924753960 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924753960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924753999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924753999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924754053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5 " "Instantiated megafunction \"lenet:inst1\|conv:conv2\|acc:out_num\[9\].acc\|mac:mac\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754053 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924754053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924754095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924754095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924754290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15 " "Instantiated megafunction \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754290 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924754290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_76t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924754323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924754323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924754328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14 " "Instantiated megafunction \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754328 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924754328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_26t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924754364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924754364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12\"" {  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639924754371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12 " "Instantiated megafunction \"lenet:inst1\|conv:conv_fc1\|acc:out_num\[0\].acc\|mac:mac\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639924754371 ""}  } { { "mac.sv" "" { Text "C:/lenet_sign_mnist_C/mac.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639924754371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "C:/lenet_sign_mnist_C/db/mult_06t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639924754407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639924754407 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "764 " "Ignored 764 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "764 " "Ignored 764 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1639924758644 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1639924758644 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "text_lcd.v" "" { Text "C:/lenet_sign_mnist_C/text_lcd.v" 19 -1 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 10 -1 0 } } { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 15 -1 0 } } { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 19 -1 0 } } { "iterator_conv.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 14 -1 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 725 -1 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 586 -1 0 } } { "db/shift_taps_hkm.tdf" "" { Text "C:/lenet_sign_mnist_C/db/shift_taps_hkm.tdf" 39 2 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 445 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 17 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 14 -1 0 } } { "iterator_pooling.sv" "" { Text "C:/lenet_sign_mnist_C/iterator_pooling.sv" 15 -1 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 340 -1 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 213 -1 0 } } { "lenet.v" "" { Text "C:/lenet_sign_mnist_C/lenet.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1639924759020 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1639924759020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "sign_F_block.bdf" "" { Schematic "C:/lenet_sign_mnist_C/sign_F_block.bdf" { { 144 1112 1288 160 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639925027574 "|sign_F_block|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639925027574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639925029435 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc3\|Add8~0 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc3\|Add8~0\"" {  } { { "iterator_conv.sv" "Add8~0" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc3\|Add8~2 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc3\|Add8~2\"" {  } { { "iterator_conv.sv" "Add8~2" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc3\|Add8~4 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc3\|Add8~4\"" {  } { { "iterator_conv.sv" "Add8~4" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc3\|Add8~6 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc3\|Add8~6\"" {  } { { "iterator_conv.sv" "Add8~6" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc3\|Add8~8 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc3\|Add8~8\"" {  } { { "iterator_conv.sv" "Add8~8" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc2\|Add8~0 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc2\|Add8~0\"" {  } { { "iterator_conv.sv" "Add8~0" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc2\|Add8~2 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc2\|Add8~2\"" {  } { { "iterator_conv.sv" "Add8~2" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc2\|Add8~4 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc2\|Add8~4\"" {  } { { "iterator_conv.sv" "Add8~4" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc2\|Add8~6 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc2\|Add8~6\"" {  } { { "iterator_conv.sv" "Add8~6" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""} { "Info" "ISCL_SCL_CELL_NAME" "lenet:inst1\|iterator_conv:iterator_fc2\|Add8~8 " "Logic cell \"lenet:inst1\|iterator_conv:iterator_fc2\|Add8~8\"" {  } { { "iterator_conv.sv" "Add8~8" { Text "C:/lenet_sign_mnist_C/iterator_conv.sv" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1639925314297 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1639925314297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639925317459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639925317459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67941 " "Implemented 67941 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639925320607 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639925320607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66720 " "Implemented 66720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639925320607 ""} { "Info" "ICUT_CUT_TM_RAMS" "921 " "Implemented 921 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639925320607 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "276 " "Implemented 276 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1639925320607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639925320607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 151 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5253 " "Peak virtual memory: 5253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639925320755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 23:48:40 2021 " "Processing ended: Sun Dec 19 23:48:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639925320755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:13:42 " "Elapsed time: 00:13:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639925320755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:48 " "Total CPU time (on all processors): 00:13:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639925320755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639925320755 ""}
