

================================================================
== Vitis HLS Report for 'forwardHidden'
================================================================
* Date:           Wed May 14 09:49:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.470 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_7_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_7_val" [../src/forward_fw.cpp:56]   --->   Operation 6 'read' 'input_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_6_val" [../src/forward_fw.cpp:56]   --->   Operation 7 'read' 'input_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_5_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_5_val" [../src/forward_fw.cpp:56]   --->   Operation 8 'read' 'input_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_4_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_4_val" [../src/forward_fw.cpp:56]   --->   Operation 9 'read' 'input_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_3_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_3_val" [../src/forward_fw.cpp:56]   --->   Operation 10 'read' 'input_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_2_val" [../src/forward_fw.cpp:56]   --->   Operation 11 'read' 'input_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_1_val" [../src/forward_fw.cpp:56]   --->   Operation 12 'read' 'input_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_0_val" [../src/forward_fw.cpp:56]   --->   Operation 13 'read' 'input_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%W1_0_0_load = load i2 %W1_0_0" [../src/forward_fw.cpp:56]   --->   Operation 14 'load' 'W1_0_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i8 %input_0_val_read" [../src/forward_fw.cpp:56]   --->   Operation 15 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i2 %W1_0_0_load" [../src/forward_fw.cpp:56]   --->   Operation 16 'sext' 'sext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (1.45ns) (grouped into DSP with root node add_ln56)   --->   "%sum = mul i10 %sext_ln56_1, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 17 'mul' 'sum' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%W1_3_0_load = load i2 %W1_3_0" [../src/forward_fw.cpp:56]   --->   Operation 18 'load' 'W1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln56_8 = sext i2 %W1_3_0_load" [../src/forward_fw.cpp:56]   --->   Operation 19 'sext' 'sext_ln56_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln56_9 = sext i8 %input_3_val_read" [../src/forward_fw.cpp:56]   --->   Operation 20 'sext' 'sext_ln56_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_1)   --->   "%mul_ln56_2 = mul i10 %sext_ln56_8, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 21 'mul' 'mul_ln56_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W1_5_0_load = load i2 %W1_5_0" [../src/forward_fw.cpp:56]   --->   Operation 22 'load' 'W1_5_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln56_14 = sext i2 %W1_5_0_load" [../src/forward_fw.cpp:56]   --->   Operation 23 'sext' 'sext_ln56_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln56_15 = sext i8 %input_5_val_read" [../src/forward_fw.cpp:56]   --->   Operation 24 'sext' 'sext_ln56_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_3)   --->   "%mul_ln56_4 = mul i10 %sext_ln56_14, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 25 'mul' 'mul_ln56_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%W1_7_0_load = load i2 %W1_7_0" [../src/forward_fw.cpp:56]   --->   Operation 26 'load' 'W1_7_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln56_20 = sext i2 %W1_7_0_load" [../src/forward_fw.cpp:56]   --->   Operation 27 'sext' 'sext_ln56_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln56_21 = sext i8 %input_7_val_read" [../src/forward_fw.cpp:56]   --->   Operation 28 'sext' 'sext_ln56_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_4)   --->   "%mul_ln56_6 = mul i10 %sext_ln56_20, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 29 'mul' 'mul_ln56_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%W1_0_1_load = load i2 %W1_0_1" [../src/forward_fw.cpp:56]   --->   Operation 30 'load' 'W1_0_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln56_27 = sext i2 %W1_0_1_load" [../src/forward_fw.cpp:56]   --->   Operation 31 'sext' 'sext_ln56_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_7)   --->   "%sum_4 = mul i10 %sext_ln56_27, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 32 'mul' 'sum_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%W1_3_1_load = load i2 %W1_3_1" [../src/forward_fw.cpp:56]   --->   Operation 33 'load' 'W1_3_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln56_33 = sext i2 %W1_3_1_load" [../src/forward_fw.cpp:56]   --->   Operation 34 'sext' 'sext_ln56_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_8)   --->   "%mul_ln56_10 = mul i10 %sext_ln56_33, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 35 'mul' 'mul_ln56_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W1_5_1_load = load i2 %W1_5_1" [../src/forward_fw.cpp:56]   --->   Operation 36 'load' 'W1_5_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln56_37 = sext i2 %W1_5_1_load" [../src/forward_fw.cpp:56]   --->   Operation 37 'sext' 'sext_ln56_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_10)   --->   "%mul_ln56_12 = mul i10 %sext_ln56_37, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 38 'mul' 'mul_ln56_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%W1_7_1_load = load i2 %W1_7_1" [../src/forward_fw.cpp:56]   --->   Operation 39 'load' 'W1_7_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln56_41 = sext i2 %W1_7_1_load" [../src/forward_fw.cpp:56]   --->   Operation 40 'sext' 'sext_ln56_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_11)   --->   "%mul_ln56_14 = mul i10 %sext_ln56_41, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 41 'mul' 'mul_ln56_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%W1_0_2_load = load i2 %W1_0_2" [../src/forward_fw.cpp:56]   --->   Operation 42 'load' 'W1_0_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln56_47 = sext i2 %W1_0_2_load" [../src/forward_fw.cpp:56]   --->   Operation 43 'sext' 'sext_ln56_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_14)   --->   "%sum_5 = mul i10 %sext_ln56_47, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 44 'mul' 'sum_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%W1_3_2_load = load i2 %W1_3_2" [../src/forward_fw.cpp:56]   --->   Operation 45 'load' 'W1_3_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln56_53 = sext i2 %W1_3_2_load" [../src/forward_fw.cpp:56]   --->   Operation 46 'sext' 'sext_ln56_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_15)   --->   "%mul_ln56_18 = mul i10 %sext_ln56_53, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 47 'mul' 'mul_ln56_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%W1_5_2_load = load i2 %W1_5_2" [../src/forward_fw.cpp:56]   --->   Operation 48 'load' 'W1_5_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln56_57 = sext i2 %W1_5_2_load" [../src/forward_fw.cpp:56]   --->   Operation 49 'sext' 'sext_ln56_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_17)   --->   "%mul_ln56_20 = mul i10 %sext_ln56_57, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 50 'mul' 'mul_ln56_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%W1_7_2_load = load i2 %W1_7_2" [../src/forward_fw.cpp:56]   --->   Operation 51 'load' 'W1_7_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln56_61 = sext i2 %W1_7_2_load" [../src/forward_fw.cpp:56]   --->   Operation 52 'sext' 'sext_ln56_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_18)   --->   "%mul_ln56_22 = mul i10 %sext_ln56_61, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 53 'mul' 'mul_ln56_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%W1_0_3_load = load i2 %W1_0_3" [../src/forward_fw.cpp:56]   --->   Operation 54 'load' 'W1_0_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln56_67 = sext i2 %W1_0_3_load" [../src/forward_fw.cpp:56]   --->   Operation 55 'sext' 'sext_ln56_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_21)   --->   "%sum_6 = mul i10 %sext_ln56_67, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 56 'mul' 'sum_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%W1_3_3_load = load i2 %W1_3_3" [../src/forward_fw.cpp:56]   --->   Operation 57 'load' 'W1_3_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln56_73 = sext i2 %W1_3_3_load" [../src/forward_fw.cpp:56]   --->   Operation 58 'sext' 'sext_ln56_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_22)   --->   "%mul_ln56_26 = mul i10 %sext_ln56_73, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 59 'mul' 'mul_ln56_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%W1_5_3_load = load i2 %W1_5_3" [../src/forward_fw.cpp:56]   --->   Operation 60 'load' 'W1_5_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln56_77 = sext i2 %W1_5_3_load" [../src/forward_fw.cpp:56]   --->   Operation 61 'sext' 'sext_ln56_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_24)   --->   "%mul_ln56_28 = mul i10 %sext_ln56_77, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 62 'mul' 'mul_ln56_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%W1_7_3_load = load i2 %W1_7_3" [../src/forward_fw.cpp:56]   --->   Operation 63 'load' 'W1_7_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln56_81 = sext i2 %W1_7_3_load" [../src/forward_fw.cpp:56]   --->   Operation 64 'sext' 'sext_ln56_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [3/3] (1.45ns) (grouped into DSP with root node add_ln56_25)   --->   "%mul_ln56_30 = mul i10 %sext_ln56_81, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 65 'mul' 'mul_ln56_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 66 [2/3] (1.45ns) (grouped into DSP with root node add_ln56)   --->   "%sum = mul i10 %sext_ln56_1, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 66 'mul' 'sum' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_1)   --->   "%mul_ln56_2 = mul i10 %sext_ln56_8, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 67 'mul' 'mul_ln56_2' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_3)   --->   "%mul_ln56_4 = mul i10 %sext_ln56_14, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 68 'mul' 'mul_ln56_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_4)   --->   "%mul_ln56_6 = mul i10 %sext_ln56_20, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 69 'mul' 'mul_ln56_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_7)   --->   "%sum_4 = mul i10 %sext_ln56_27, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 70 'mul' 'sum_4' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_8)   --->   "%mul_ln56_10 = mul i10 %sext_ln56_33, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 71 'mul' 'mul_ln56_10' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_10)   --->   "%mul_ln56_12 = mul i10 %sext_ln56_37, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 72 'mul' 'mul_ln56_12' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_11)   --->   "%mul_ln56_14 = mul i10 %sext_ln56_41, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 73 'mul' 'mul_ln56_14' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_14)   --->   "%sum_5 = mul i10 %sext_ln56_47, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 74 'mul' 'sum_5' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_15)   --->   "%mul_ln56_18 = mul i10 %sext_ln56_53, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 75 'mul' 'mul_ln56_18' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_17)   --->   "%mul_ln56_20 = mul i10 %sext_ln56_57, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 76 'mul' 'mul_ln56_20' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_18)   --->   "%mul_ln56_22 = mul i10 %sext_ln56_61, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 77 'mul' 'mul_ln56_22' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_21)   --->   "%sum_6 = mul i10 %sext_ln56_67, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 78 'mul' 'sum_6' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_22)   --->   "%mul_ln56_26 = mul i10 %sext_ln56_73, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 79 'mul' 'mul_ln56_26' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_24)   --->   "%mul_ln56_28 = mul i10 %sext_ln56_77, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 80 'mul' 'mul_ln56_28' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node add_ln56_25)   --->   "%mul_ln56_30 = mul i10 %sext_ln56_81, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 81 'mul' 'mul_ln56_30' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.47>
ST_3 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln56)   --->   "%sum = mul i10 %sext_ln56_1, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 82 'mul' 'sum' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into DSP with root node add_ln56)   --->   "%sext_ln53 = sext i10 %sum" [../src/forward_fw.cpp:53]   --->   Operation 83 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%W1_1_0_load = load i2 %W1_1_0" [../src/forward_fw.cpp:56]   --->   Operation 84 'load' 'W1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln56_2 = sext i2 %W1_1_0_load" [../src/forward_fw.cpp:56]   --->   Operation 85 'sext' 'sext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln56_3 = sext i8 %input_1_val_read" [../src/forward_fw.cpp:56]   --->   Operation 86 'sext' 'sext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (4.37ns)   --->   "%mul_ln56 = mul i10 %sext_ln56_2, i10 %sext_ln56_3" [../src/forward_fw.cpp:56]   --->   Operation 87 'mul' 'mul_ln56' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln56_4 = sext i10 %mul_ln56" [../src/forward_fw.cpp:56]   --->   Operation 88 'sext' 'sext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%W1_2_0_load = load i2 %W1_2_0" [../src/forward_fw.cpp:56]   --->   Operation 89 'load' 'W1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln56_5 = sext i2 %W1_2_0_load" [../src/forward_fw.cpp:56]   --->   Operation 90 'sext' 'sext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln56_6 = sext i8 %input_2_val_read" [../src/forward_fw.cpp:56]   --->   Operation 91 'sext' 'sext_ln56_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (4.37ns)   --->   "%mul_ln56_1 = mul i10 %sext_ln56_5, i10 %sext_ln56_6" [../src/forward_fw.cpp:56]   --->   Operation 92 'mul' 'mul_ln56_1' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln56_7 = sext i10 %mul_ln56_1" [../src/forward_fw.cpp:56]   --->   Operation 93 'sext' 'sext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_1)   --->   "%mul_ln56_2 = mul i10 %sext_ln56_8, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 94 'mul' 'mul_ln56_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_1)   --->   "%sext_ln56_10 = sext i10 %mul_ln56_2" [../src/forward_fw.cpp:56]   --->   Operation 95 'sext' 'sext_ln56_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%W1_4_0_load = load i2 %W1_4_0" [../src/forward_fw.cpp:56]   --->   Operation 96 'load' 'W1_4_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln56_11 = sext i2 %W1_4_0_load" [../src/forward_fw.cpp:56]   --->   Operation 97 'sext' 'sext_ln56_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln56_12 = sext i8 %input_4_val_read" [../src/forward_fw.cpp:56]   --->   Operation 98 'sext' 'sext_ln56_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (4.37ns)   --->   "%mul_ln56_3 = mul i10 %sext_ln56_11, i10 %sext_ln56_12" [../src/forward_fw.cpp:56]   --->   Operation 99 'mul' 'mul_ln56_3' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln56_13 = sext i10 %mul_ln56_3" [../src/forward_fw.cpp:56]   --->   Operation 100 'sext' 'sext_ln56_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_3)   --->   "%mul_ln56_4 = mul i10 %sext_ln56_14, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 101 'mul' 'mul_ln56_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_3)   --->   "%sext_ln56_16 = sext i10 %mul_ln56_4" [../src/forward_fw.cpp:56]   --->   Operation 102 'sext' 'sext_ln56_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%W1_6_0_load = load i2 %W1_6_0" [../src/forward_fw.cpp:56]   --->   Operation 103 'load' 'W1_6_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln56_17 = sext i2 %W1_6_0_load" [../src/forward_fw.cpp:56]   --->   Operation 104 'sext' 'sext_ln56_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln56_18 = sext i8 %input_6_val_read" [../src/forward_fw.cpp:56]   --->   Operation 105 'sext' 'sext_ln56_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (4.37ns)   --->   "%mul_ln56_5 = mul i10 %sext_ln56_17, i10 %sext_ln56_18" [../src/forward_fw.cpp:56]   --->   Operation 106 'mul' 'mul_ln56_5' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln56_19 = sext i10 %mul_ln56_5" [../src/forward_fw.cpp:56]   --->   Operation 107 'sext' 'sext_ln56_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_4)   --->   "%mul_ln56_6 = mul i10 %sext_ln56_20, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 108 'mul' 'mul_ln56_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_4)   --->   "%sext_ln56_22 = sext i10 %mul_ln56_6" [../src/forward_fw.cpp:56]   --->   Operation 109 'sext' 'sext_ln56_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56 = add i11 %sext_ln56_4, i11 %sext_ln53" [../src/forward_fw.cpp:56]   --->   Operation 110 'add' 'add_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_1 = add i11 %sext_ln56_7, i11 %sext_ln56_10" [../src/forward_fw.cpp:56]   --->   Operation 111 'add' 'add_ln56_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_3 = add i11 %sext_ln56_13, i11 %sext_ln56_16" [../src/forward_fw.cpp:56]   --->   Operation 112 'add' 'add_ln56_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_4 = add i11 %sext_ln56_19, i11 %sext_ln56_22" [../src/forward_fw.cpp:56]   --->   Operation 113 'add' 'add_ln56_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_7)   --->   "%sum_4 = mul i10 %sext_ln56_27, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 114 'mul' 'sum_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_7)   --->   "%sext_ln56_28 = sext i10 %sum_4" [../src/forward_fw.cpp:56]   --->   Operation 115 'sext' 'sext_ln56_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%W1_1_1_load = load i2 %W1_1_1" [../src/forward_fw.cpp:56]   --->   Operation 116 'load' 'W1_1_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln56_29 = sext i2 %W1_1_1_load" [../src/forward_fw.cpp:56]   --->   Operation 117 'sext' 'sext_ln56_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (4.37ns)   --->   "%mul_ln56_8 = mul i10 %sext_ln56_29, i10 %sext_ln56_3" [../src/forward_fw.cpp:56]   --->   Operation 118 'mul' 'mul_ln56_8' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln56_30 = sext i10 %mul_ln56_8" [../src/forward_fw.cpp:56]   --->   Operation 119 'sext' 'sext_ln56_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%W1_2_1_load = load i2 %W1_2_1" [../src/forward_fw.cpp:56]   --->   Operation 120 'load' 'W1_2_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln56_31 = sext i2 %W1_2_1_load" [../src/forward_fw.cpp:56]   --->   Operation 121 'sext' 'sext_ln56_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (4.37ns)   --->   "%mul_ln56_9 = mul i10 %sext_ln56_31, i10 %sext_ln56_6" [../src/forward_fw.cpp:56]   --->   Operation 122 'mul' 'mul_ln56_9' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln56_32 = sext i10 %mul_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 123 'sext' 'sext_ln56_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_8)   --->   "%mul_ln56_10 = mul i10 %sext_ln56_33, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 124 'mul' 'mul_ln56_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_8)   --->   "%sext_ln56_34 = sext i10 %mul_ln56_10" [../src/forward_fw.cpp:56]   --->   Operation 125 'sext' 'sext_ln56_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%W1_4_1_load = load i2 %W1_4_1" [../src/forward_fw.cpp:56]   --->   Operation 126 'load' 'W1_4_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln56_35 = sext i2 %W1_4_1_load" [../src/forward_fw.cpp:56]   --->   Operation 127 'sext' 'sext_ln56_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (4.37ns)   --->   "%mul_ln56_11 = mul i10 %sext_ln56_35, i10 %sext_ln56_12" [../src/forward_fw.cpp:56]   --->   Operation 128 'mul' 'mul_ln56_11' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln56_36 = sext i10 %mul_ln56_11" [../src/forward_fw.cpp:56]   --->   Operation 129 'sext' 'sext_ln56_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_10)   --->   "%mul_ln56_12 = mul i10 %sext_ln56_37, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 130 'mul' 'mul_ln56_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_10)   --->   "%sext_ln56_38 = sext i10 %mul_ln56_12" [../src/forward_fw.cpp:56]   --->   Operation 131 'sext' 'sext_ln56_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%W1_6_1_load = load i2 %W1_6_1" [../src/forward_fw.cpp:56]   --->   Operation 132 'load' 'W1_6_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln56_39 = sext i2 %W1_6_1_load" [../src/forward_fw.cpp:56]   --->   Operation 133 'sext' 'sext_ln56_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (4.37ns)   --->   "%mul_ln56_13 = mul i10 %sext_ln56_39, i10 %sext_ln56_18" [../src/forward_fw.cpp:56]   --->   Operation 134 'mul' 'mul_ln56_13' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln56_40 = sext i10 %mul_ln56_13" [../src/forward_fw.cpp:56]   --->   Operation 135 'sext' 'sext_ln56_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_11)   --->   "%mul_ln56_14 = mul i10 %sext_ln56_41, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 136 'mul' 'mul_ln56_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_11)   --->   "%sext_ln56_42 = sext i10 %mul_ln56_14" [../src/forward_fw.cpp:56]   --->   Operation 137 'sext' 'sext_ln56_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_7 = add i11 %sext_ln56_30, i11 %sext_ln56_28" [../src/forward_fw.cpp:56]   --->   Operation 138 'add' 'add_ln56_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_8 = add i11 %sext_ln56_32, i11 %sext_ln56_34" [../src/forward_fw.cpp:56]   --->   Operation 139 'add' 'add_ln56_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_10 = add i11 %sext_ln56_36, i11 %sext_ln56_38" [../src/forward_fw.cpp:56]   --->   Operation 140 'add' 'add_ln56_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_11 = add i11 %sext_ln56_40, i11 %sext_ln56_42" [../src/forward_fw.cpp:56]   --->   Operation 141 'add' 'add_ln56_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_14)   --->   "%sum_5 = mul i10 %sext_ln56_47, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 142 'mul' 'sum_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_14)   --->   "%sext_ln56_48 = sext i10 %sum_5" [../src/forward_fw.cpp:56]   --->   Operation 143 'sext' 'sext_ln56_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%W1_1_2_load = load i2 %W1_1_2" [../src/forward_fw.cpp:56]   --->   Operation 144 'load' 'W1_1_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln56_49 = sext i2 %W1_1_2_load" [../src/forward_fw.cpp:56]   --->   Operation 145 'sext' 'sext_ln56_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (4.37ns)   --->   "%mul_ln56_16 = mul i10 %sext_ln56_49, i10 %sext_ln56_3" [../src/forward_fw.cpp:56]   --->   Operation 146 'mul' 'mul_ln56_16' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln56_50 = sext i10 %mul_ln56_16" [../src/forward_fw.cpp:56]   --->   Operation 147 'sext' 'sext_ln56_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%W1_2_2_load = load i2 %W1_2_2" [../src/forward_fw.cpp:56]   --->   Operation 148 'load' 'W1_2_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln56_51 = sext i2 %W1_2_2_load" [../src/forward_fw.cpp:56]   --->   Operation 149 'sext' 'sext_ln56_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (4.37ns)   --->   "%mul_ln56_17 = mul i10 %sext_ln56_51, i10 %sext_ln56_6" [../src/forward_fw.cpp:56]   --->   Operation 150 'mul' 'mul_ln56_17' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln56_52 = sext i10 %mul_ln56_17" [../src/forward_fw.cpp:56]   --->   Operation 151 'sext' 'sext_ln56_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_15)   --->   "%mul_ln56_18 = mul i10 %sext_ln56_53, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 152 'mul' 'mul_ln56_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_15)   --->   "%sext_ln56_54 = sext i10 %mul_ln56_18" [../src/forward_fw.cpp:56]   --->   Operation 153 'sext' 'sext_ln56_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%W1_4_2_load = load i2 %W1_4_2" [../src/forward_fw.cpp:56]   --->   Operation 154 'load' 'W1_4_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln56_55 = sext i2 %W1_4_2_load" [../src/forward_fw.cpp:56]   --->   Operation 155 'sext' 'sext_ln56_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (4.37ns)   --->   "%mul_ln56_19 = mul i10 %sext_ln56_55, i10 %sext_ln56_12" [../src/forward_fw.cpp:56]   --->   Operation 156 'mul' 'mul_ln56_19' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln56_56 = sext i10 %mul_ln56_19" [../src/forward_fw.cpp:56]   --->   Operation 157 'sext' 'sext_ln56_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_17)   --->   "%mul_ln56_20 = mul i10 %sext_ln56_57, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 158 'mul' 'mul_ln56_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_17)   --->   "%sext_ln56_58 = sext i10 %mul_ln56_20" [../src/forward_fw.cpp:56]   --->   Operation 159 'sext' 'sext_ln56_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%W1_6_2_load = load i2 %W1_6_2" [../src/forward_fw.cpp:56]   --->   Operation 160 'load' 'W1_6_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln56_59 = sext i2 %W1_6_2_load" [../src/forward_fw.cpp:56]   --->   Operation 161 'sext' 'sext_ln56_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (4.37ns)   --->   "%mul_ln56_21 = mul i10 %sext_ln56_59, i10 %sext_ln56_18" [../src/forward_fw.cpp:56]   --->   Operation 162 'mul' 'mul_ln56_21' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln56_60 = sext i10 %mul_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 163 'sext' 'sext_ln56_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_18)   --->   "%mul_ln56_22 = mul i10 %sext_ln56_61, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 164 'mul' 'mul_ln56_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_18)   --->   "%sext_ln56_62 = sext i10 %mul_ln56_22" [../src/forward_fw.cpp:56]   --->   Operation 165 'sext' 'sext_ln56_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_14 = add i11 %sext_ln56_50, i11 %sext_ln56_48" [../src/forward_fw.cpp:56]   --->   Operation 166 'add' 'add_ln56_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 167 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_15 = add i11 %sext_ln56_52, i11 %sext_ln56_54" [../src/forward_fw.cpp:56]   --->   Operation 167 'add' 'add_ln56_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_17 = add i11 %sext_ln56_56, i11 %sext_ln56_58" [../src/forward_fw.cpp:56]   --->   Operation 168 'add' 'add_ln56_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 169 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_18 = add i11 %sext_ln56_60, i11 %sext_ln56_62" [../src/forward_fw.cpp:56]   --->   Operation 169 'add' 'add_ln56_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 170 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_21)   --->   "%sum_6 = mul i10 %sext_ln56_67, i10 %sext_ln56" [../src/forward_fw.cpp:56]   --->   Operation 170 'mul' 'sum_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_21)   --->   "%sext_ln56_68 = sext i10 %sum_6" [../src/forward_fw.cpp:56]   --->   Operation 171 'sext' 'sext_ln56_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%W1_1_3_load = load i2 %W1_1_3" [../src/forward_fw.cpp:56]   --->   Operation 172 'load' 'W1_1_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln56_69 = sext i2 %W1_1_3_load" [../src/forward_fw.cpp:56]   --->   Operation 173 'sext' 'sext_ln56_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (4.37ns)   --->   "%mul_ln56_24 = mul i10 %sext_ln56_69, i10 %sext_ln56_3" [../src/forward_fw.cpp:56]   --->   Operation 174 'mul' 'mul_ln56_24' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln56_70 = sext i10 %mul_ln56_24" [../src/forward_fw.cpp:56]   --->   Operation 175 'sext' 'sext_ln56_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%W1_2_3_load = load i2 %W1_2_3" [../src/forward_fw.cpp:56]   --->   Operation 176 'load' 'W1_2_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln56_71 = sext i2 %W1_2_3_load" [../src/forward_fw.cpp:56]   --->   Operation 177 'sext' 'sext_ln56_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (4.37ns)   --->   "%mul_ln56_25 = mul i10 %sext_ln56_71, i10 %sext_ln56_6" [../src/forward_fw.cpp:56]   --->   Operation 178 'mul' 'mul_ln56_25' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln56_72 = sext i10 %mul_ln56_25" [../src/forward_fw.cpp:56]   --->   Operation 179 'sext' 'sext_ln56_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_22)   --->   "%mul_ln56_26 = mul i10 %sext_ln56_73, i10 %sext_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 180 'mul' 'mul_ln56_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_22)   --->   "%sext_ln56_74 = sext i10 %mul_ln56_26" [../src/forward_fw.cpp:56]   --->   Operation 181 'sext' 'sext_ln56_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%W1_4_3_load = load i2 %W1_4_3" [../src/forward_fw.cpp:56]   --->   Operation 182 'load' 'W1_4_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln56_75 = sext i2 %W1_4_3_load" [../src/forward_fw.cpp:56]   --->   Operation 183 'sext' 'sext_ln56_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (4.37ns)   --->   "%mul_ln56_27 = mul i10 %sext_ln56_75, i10 %sext_ln56_12" [../src/forward_fw.cpp:56]   --->   Operation 184 'mul' 'mul_ln56_27' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln56_76 = sext i10 %mul_ln56_27" [../src/forward_fw.cpp:56]   --->   Operation 185 'sext' 'sext_ln56_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_24)   --->   "%mul_ln56_28 = mul i10 %sext_ln56_77, i10 %sext_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 186 'mul' 'mul_ln56_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_24)   --->   "%sext_ln56_78 = sext i10 %mul_ln56_28" [../src/forward_fw.cpp:56]   --->   Operation 187 'sext' 'sext_ln56_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%W1_6_3_load = load i2 %W1_6_3" [../src/forward_fw.cpp:56]   --->   Operation 188 'load' 'W1_6_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln56_79 = sext i2 %W1_6_3_load" [../src/forward_fw.cpp:56]   --->   Operation 189 'sext' 'sext_ln56_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (4.37ns)   --->   "%mul_ln56_29 = mul i10 %sext_ln56_79, i10 %sext_ln56_18" [../src/forward_fw.cpp:56]   --->   Operation 190 'mul' 'mul_ln56_29' <Predicate = true> <Delay = 4.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln56_80 = sext i10 %mul_ln56_29" [../src/forward_fw.cpp:56]   --->   Operation 191 'sext' 'sext_ln56_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln56_25)   --->   "%mul_ln56_30 = mul i10 %sext_ln56_81, i10 %sext_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 192 'mul' 'mul_ln56_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into DSP with root node add_ln56_25)   --->   "%sext_ln56_82 = sext i10 %mul_ln56_30" [../src/forward_fw.cpp:56]   --->   Operation 193 'sext' 'sext_ln56_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_21 = add i11 %sext_ln56_70, i11 %sext_ln56_68" [../src/forward_fw.cpp:56]   --->   Operation 194 'add' 'add_ln56_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_22 = add i11 %sext_ln56_72, i11 %sext_ln56_74" [../src/forward_fw.cpp:56]   --->   Operation 195 'add' 'add_ln56_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_24 = add i11 %sext_ln56_76, i11 %sext_ln56_78" [../src/forward_fw.cpp:56]   --->   Operation 196 'add' 'add_ln56_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_25 = add i11 %sext_ln56_80, i11 %sext_ln56_82" [../src/forward_fw.cpp:56]   --->   Operation 197 'add' 'add_ln56_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56 = add i11 %sext_ln56_4, i11 %sext_ln53" [../src/forward_fw.cpp:56]   --->   Operation 198 'add' 'add_ln56' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_1 = add i11 %sext_ln56_7, i11 %sext_ln56_10" [../src/forward_fw.cpp:56]   --->   Operation 199 'add' 'add_ln56_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 200 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_3 = add i11 %sext_ln56_13, i11 %sext_ln56_16" [../src/forward_fw.cpp:56]   --->   Operation 200 'add' 'add_ln56_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln56_25 = sext i11 %add_ln56_3" [../src/forward_fw.cpp:56]   --->   Operation 201 'sext' 'sext_ln56_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_4 = add i11 %sext_ln56_19, i11 %sext_ln56_22" [../src/forward_fw.cpp:56]   --->   Operation 202 'add' 'add_ln56_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln56_26 = sext i11 %add_ln56_4" [../src/forward_fw.cpp:56]   --->   Operation 203 'sext' 'sext_ln56_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (2.12ns)   --->   "%add_ln56_5 = add i12 %sext_ln56_26, i12 %sext_ln56_25" [../src/forward_fw.cpp:56]   --->   Operation 204 'add' 'add_ln56_5' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_7 = add i11 %sext_ln56_30, i11 %sext_ln56_28" [../src/forward_fw.cpp:56]   --->   Operation 205 'add' 'add_ln56_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 206 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_8 = add i11 %sext_ln56_32, i11 %sext_ln56_34" [../src/forward_fw.cpp:56]   --->   Operation 206 'add' 'add_ln56_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 207 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_10 = add i11 %sext_ln56_36, i11 %sext_ln56_38" [../src/forward_fw.cpp:56]   --->   Operation 207 'add' 'add_ln56_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln56_45 = sext i11 %add_ln56_10" [../src/forward_fw.cpp:56]   --->   Operation 208 'sext' 'sext_ln56_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_11 = add i11 %sext_ln56_40, i11 %sext_ln56_42" [../src/forward_fw.cpp:56]   --->   Operation 209 'add' 'add_ln56_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln56_46 = sext i11 %add_ln56_11" [../src/forward_fw.cpp:56]   --->   Operation 210 'sext' 'sext_ln56_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (2.12ns)   --->   "%add_ln56_12 = add i12 %sext_ln56_46, i12 %sext_ln56_45" [../src/forward_fw.cpp:56]   --->   Operation 211 'add' 'add_ln56_12' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_14 = add i11 %sext_ln56_50, i11 %sext_ln56_48" [../src/forward_fw.cpp:56]   --->   Operation 212 'add' 'add_ln56_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 213 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_15 = add i11 %sext_ln56_52, i11 %sext_ln56_54" [../src/forward_fw.cpp:56]   --->   Operation 213 'add' 'add_ln56_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_17 = add i11 %sext_ln56_56, i11 %sext_ln56_58" [../src/forward_fw.cpp:56]   --->   Operation 214 'add' 'add_ln56_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln56_65 = sext i11 %add_ln56_17" [../src/forward_fw.cpp:56]   --->   Operation 215 'sext' 'sext_ln56_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_18 = add i11 %sext_ln56_60, i11 %sext_ln56_62" [../src/forward_fw.cpp:56]   --->   Operation 216 'add' 'add_ln56_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln56_66 = sext i11 %add_ln56_18" [../src/forward_fw.cpp:56]   --->   Operation 217 'sext' 'sext_ln56_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (2.12ns)   --->   "%add_ln56_19 = add i12 %sext_ln56_66, i12 %sext_ln56_65" [../src/forward_fw.cpp:56]   --->   Operation 218 'add' 'add_ln56_19' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_21 = add i11 %sext_ln56_70, i11 %sext_ln56_68" [../src/forward_fw.cpp:56]   --->   Operation 219 'add' 'add_ln56_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_22 = add i11 %sext_ln56_72, i11 %sext_ln56_74" [../src/forward_fw.cpp:56]   --->   Operation 220 'add' 'add_ln56_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_24 = add i11 %sext_ln56_76, i11 %sext_ln56_78" [../src/forward_fw.cpp:56]   --->   Operation 221 'add' 'add_ln56_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln56_85 = sext i11 %add_ln56_24" [../src/forward_fw.cpp:56]   --->   Operation 222 'sext' 'sext_ln56_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln56_25 = add i11 %sext_ln56_80, i11 %sext_ln56_82" [../src/forward_fw.cpp:56]   --->   Operation 223 'add' 'add_ln56_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln56_86 = sext i11 %add_ln56_25" [../src/forward_fw.cpp:56]   --->   Operation 224 'sext' 'sext_ln56_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (2.12ns)   --->   "%add_ln56_26 = add i12 %sext_ln56_86, i12 %sext_ln56_85" [../src/forward_fw.cpp:56]   --->   Operation 225 'add' 'add_ln56_26' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.85>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [../src/forward_fw.cpp:46]   --->   Operation 226 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln56_23 = sext i11 %add_ln56" [../src/forward_fw.cpp:56]   --->   Operation 227 'sext' 'sext_ln56_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln56_24 = sext i11 %add_ln56_1" [../src/forward_fw.cpp:56]   --->   Operation 228 'sext' 'sext_ln56_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_2 = add i12 %sext_ln56_24, i12 %sext_ln56_23" [../src/forward_fw.cpp:56]   --->   Operation 229 'add' 'add_ln56_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%x = add i12 %add_ln56_5, i12 %add_ln56_2" [../src/forward_fw.cpp:56]   --->   Operation 230 'add' 'x' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x, i32 11" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:59]   --->   Operation 231 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.99ns)   --->   "%select_ln53 = select i1 %tmp, i8 255, i8 1" [../src/forward_fw.cpp:53]   --->   Operation 232 'select' 'select_ln53' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln56_43 = sext i11 %add_ln56_7" [../src/forward_fw.cpp:56]   --->   Operation 233 'sext' 'sext_ln56_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln56_44 = sext i11 %add_ln56_8" [../src/forward_fw.cpp:56]   --->   Operation 234 'sext' 'sext_ln56_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_9 = add i12 %sext_ln56_44, i12 %sext_ln56_43" [../src/forward_fw.cpp:56]   --->   Operation 235 'add' 'add_ln56_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 236 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%x_4 = add i12 %add_ln56_12, i12 %add_ln56_9" [../src/forward_fw.cpp:56]   --->   Operation 236 'add' 'x_4' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x_4, i32 11" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:59]   --->   Operation 237 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.99ns)   --->   "%select_ln56 = select i1 %tmp_32, i8 255, i8 1" [../src/forward_fw.cpp:56]   --->   Operation 238 'select' 'select_ln56' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln56_63 = sext i11 %add_ln56_14" [../src/forward_fw.cpp:56]   --->   Operation 239 'sext' 'sext_ln56_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln56_64 = sext i11 %add_ln56_15" [../src/forward_fw.cpp:56]   --->   Operation 240 'sext' 'sext_ln56_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_16 = add i12 %sext_ln56_64, i12 %sext_ln56_63" [../src/forward_fw.cpp:56]   --->   Operation 241 'add' 'add_ln56_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 242 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%x_5 = add i12 %add_ln56_19, i12 %add_ln56_16" [../src/forward_fw.cpp:56]   --->   Operation 242 'add' 'x_5' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x_5, i32 11" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:59]   --->   Operation 243 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.99ns)   --->   "%select_ln56_1 = select i1 %tmp_33, i8 255, i8 1" [../src/forward_fw.cpp:56]   --->   Operation 244 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln56_83 = sext i11 %add_ln56_21" [../src/forward_fw.cpp:56]   --->   Operation 245 'sext' 'sext_ln56_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln56_84 = sext i11 %add_ln56_22" [../src/forward_fw.cpp:56]   --->   Operation 246 'sext' 'sext_ln56_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56_23 = add i12 %sext_ln56_84, i12 %sext_ln56_83" [../src/forward_fw.cpp:56]   --->   Operation 247 'add' 'add_ln56_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 248 [1/1] (3.85ns) (root node of TernaryAdder)   --->   "%x_3 = add i12 %add_ln56_26, i12 %add_ln56_23" [../src/forward_fw.cpp:56]   --->   Operation 248 'add' 'x_3' <Predicate = true> <Delay = 3.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %x_3, i32 11" [../src/forward_fw.cpp:28->../src/forward_fw.cpp:59]   --->   Operation 249 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.99ns)   --->   "%select_ln61 = select i1 %tmp_34, i8 255, i8 1" [../src/forward_fw.cpp:61]   --->   Operation 250 'select' 'select_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i8 %select_ln53" [../src/forward_fw.cpp:61]   --->   Operation 251 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i8 %select_ln56" [../src/forward_fw.cpp:61]   --->   Operation 252 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i32 %mrv_1, i8 %select_ln56_1" [../src/forward_fw.cpp:61]   --->   Operation 253 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i32 %mrv_2, i8 %select_ln61" [../src/forward_fw.cpp:61]   --->   Operation 254 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%ret_ln61 = ret i32 %mrv_3" [../src/forward_fw.cpp:61]   --->   Operation 255 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.450ns
The critical path consists of the following:
	wire read operation ('input_0_val_read', ../src/forward_fw.cpp:56) on port 'input_0_val' (../src/forward_fw.cpp:56) [49]  (0.000 ns)
	'mul' operation 10 bit of DSP[90] ('sum', ../src/forward_fw.cpp:56) [53]  (1.450 ns)

 <State 2>: 1.450ns
The critical path consists of the following:
	'mul' operation 10 bit of DSP[90] ('sum', ../src/forward_fw.cpp:56) [53]  (1.450 ns)

 <State 3>: 6.470ns
The critical path consists of the following:
	'load' operation 2 bit ('W1_1_0_load', ../src/forward_fw.cpp:56) on static variable 'W1_1_0' [55]  (0.000 ns)
	'mul' operation 10 bit ('mul_ln56', ../src/forward_fw.cpp:56) [58]  (4.370 ns)
	'add' operation 11 bit of DSP[90] ('add_ln56', ../src/forward_fw.cpp:56) [90]  (2.100 ns)

 <State 4>: 4.227ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[95] ('add_ln56_3', ../src/forward_fw.cpp:56) [95]  (2.100 ns)
	'add' operation 12 bit ('add_ln56_5', ../src/forward_fw.cpp:56) [99]  (2.127 ns)

 <State 5>: 4.851ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln56_2', ../src/forward_fw.cpp:56) [94]  (0.000 ns)
	'add' operation 12 bit ('x', ../src/forward_fw.cpp:56) [100]  (3.857 ns)
	'select' operation 8 bit ('select_ln53', ../src/forward_fw.cpp:53) [102]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
