Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Mar  9 15:33:25 2019
| Host         : TheShell running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file SolarRAT_Driver_timing_summary_routed.rpt -pb SolarRAT_Driver_timing_summary_routed.pb -rpx SolarRAT_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : SolarRAT_Driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: WIZARD/segment1/XLXI_47/clk_div_reg/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: s_clk_50_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 613 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.536     -106.393                     32                  423        0.078        0.000                      0                  423        4.500        0.000                       0                   199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.536     -106.393                     32                  423        0.078        0.000                      0                  423        4.500        0.000                       0                   199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -3.536ns,  Total Violation     -106.393ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.491ns  (logic 6.652ns (49.308%)  route 6.839ns (50.692%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.745    18.243    WIZARD/m_b2d/div0__262_n_1
    SLICE_X41Y78         LUT4 (Prop_lut4_I1_O)        0.313    18.556 r  WIZARD/m_b2d/div[27]_i_1/O
                         net (fo=1, routed)           0.000    18.556    WIZARD/m_b2d/p_0_in[27]
    SLICE_X41Y78         FDRE                                         r  WIZARD/m_b2d/div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.425    14.766    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  WIZARD/m_b2d/div_reg[27]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.031    15.020    WIZARD/m_b2d/div_reg[27]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -18.556    
  -------------------------------------------------------------------
                         slack                                 -3.536    

Slack (VIOLATED) :        -3.534ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.487ns  (logic 6.652ns (49.323%)  route 6.835ns (50.677%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.741    18.239    WIZARD/m_b2d/div0__262_n_1
    SLICE_X41Y78         LUT4 (Prop_lut4_I1_O)        0.313    18.552 r  WIZARD/m_b2d/div[16]_i_1/O
                         net (fo=1, routed)           0.000    18.552    WIZARD/m_b2d/p_0_in[16]
    SLICE_X41Y78         FDRE                                         r  WIZARD/m_b2d/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.425    14.766    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y78         FDRE                                         r  WIZARD/m_b2d/div_reg[16]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.029    15.018    WIZARD/m_b2d/div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                 -3.534    

Slack (VIOLATED) :        -3.493ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.446ns  (logic 6.652ns (49.470%)  route 6.794ns (50.530%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.701    18.198    WIZARD/m_b2d/div0__262_n_1
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.313    18.511 r  WIZARD/m_b2d/div[19]_i_1/O
                         net (fo=1, routed)           0.000    18.511    WIZARD/m_b2d/p_0_in[19]
    SLICE_X43Y79         FDRE                                         r  WIZARD/m_b2d/div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.426    14.767    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  WIZARD/m_b2d/div_reg[19]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.029    15.019    WIZARD/m_b2d/div_reg[19]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -18.511    
  -------------------------------------------------------------------
                         slack                                 -3.493    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.443ns  (logic 6.652ns (49.481%)  route 6.791ns (50.519%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.698    18.195    WIZARD/m_b2d/div0__262_n_1
    SLICE_X43Y79         LUT4 (Prop_lut4_I1_O)        0.313    18.508 r  WIZARD/m_b2d/div[5]_i_1/O
                         net (fo=1, routed)           0.000    18.508    WIZARD/m_b2d/p_0_in[5]
    SLICE_X43Y79         FDRE                                         r  WIZARD/m_b2d/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.426    14.767    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y79         FDRE                                         r  WIZARD/m_b2d/div_reg[5]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X43Y79         FDRE (Setup_fdre_C_D)        0.031    15.021    WIZARD/m_b2d/div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -18.508    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.481ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.439ns  (logic 6.652ns (49.496%)  route 6.787ns (50.504%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.694    18.191    WIZARD/m_b2d/div0__262_n_1
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.313    18.504 r  WIZARD/m_b2d/div[7]_i_1/O
                         net (fo=1, routed)           0.000    18.504    WIZARD/m_b2d/p_0_in[7]
    SLICE_X45Y81         FDRE                                         r  WIZARD/m_b2d/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  WIZARD/m_b2d/div_reg[7]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)        0.032    15.024    WIZARD/m_b2d/div_reg[7]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -18.504    
  -------------------------------------------------------------------
                         slack                                 -3.481    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.434ns  (logic 6.652ns (49.515%)  route 6.782ns (50.485%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.689    18.186    WIZARD/m_b2d/div0__262_n_1
    SLICE_X45Y81         LUT4 (Prop_lut4_I1_O)        0.313    18.499 r  WIZARD/m_b2d/div[8]_i_1/O
                         net (fo=1, routed)           0.000    18.499    WIZARD/m_b2d/p_0_in[8]
    SLICE_X45Y81         FDRE                                         r  WIZARD/m_b2d/div_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.428    14.769    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X45Y81         FDRE                                         r  WIZARD/m_b2d/div_reg[8]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X45Y81         FDRE (Setup_fdre_C_D)        0.031    15.023    WIZARD/m_b2d/div_reg[8]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -18.499    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.477ns  (logic 6.652ns (49.359%)  route 6.825ns (50.641%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.731    18.229    WIZARD/m_b2d/div0__262_n_1
    SLICE_X42Y78         LUT4 (Prop_lut4_I1_O)        0.313    18.542 r  WIZARD/m_b2d/div[21]_i_1/O
                         net (fo=1, routed)           0.000    18.542    WIZARD/m_b2d/p_0_in[21]
    SLICE_X42Y78         FDRE                                         r  WIZARD/m_b2d/div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.425    14.766    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X42Y78         FDRE                                         r  WIZARD/m_b2d/div_reg[21]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)        0.081    15.070    WIZARD/m_b2d/div_reg[21]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 6.652ns (49.677%)  route 6.738ns (50.323%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.645    18.142    WIZARD/m_b2d/div0__262_n_1
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.313    18.455 r  WIZARD/m_b2d/div[23]_i_1/O
                         net (fo=1, routed)           0.000    18.455    WIZARD/m_b2d/p_0_in[23]
    SLICE_X40Y77         FDRE                                         r  WIZARD/m_b2d/div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.423    14.764    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  WIZARD/m_b2d/div_reg[23]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.029    15.016    WIZARD/m_b2d/div_reg[23]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -18.455    
  -------------------------------------------------------------------
                         slack                                 -3.440    

Slack (VIOLATED) :        -3.437ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 6.652ns (49.677%)  route 6.738ns (50.323%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.645    18.142    WIZARD/m_b2d/div0__262_n_1
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.313    18.455 r  WIZARD/m_b2d/div[26]_i_1/O
                         net (fo=1, routed)           0.000    18.455    WIZARD/m_b2d/p_0_in[26]
    SLICE_X40Y77         FDRE                                         r  WIZARD/m_b2d/div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.423    14.764    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  WIZARD/m_b2d/div_reg[26]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.032    15.019    WIZARD/m_b2d/div_reg[26]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -18.455    
  -------------------------------------------------------------------
                         slack                                 -3.437    

Slack (VIOLATED) :        -3.435ns  (required time - arrival time)
  Source:                 WIZARD/m_b2d/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.387ns  (logic 6.652ns (49.688%)  route 6.735ns (50.312%))
  Logic Levels:           21  (CARRY4=15 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.544     5.065    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  WIZARD/m_b2d/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  WIZARD/m_b2d/data_reg[8]/Q
                         net (fo=66, routed)          0.698     6.281    WIZARD/m_b2d/data_reg_n_0_[8]
    SLICE_X37Y68         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  WIZARD/m_b2d/div0__188_i_3/O
                         net (fo=4, routed)           0.881     7.287    WIZARD/m_b2d/div0__188_i_3_n_0
    SLICE_X42Y69         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.807 r  WIZARD/m_b2d/div0__188/CO[3]
                         net (fo=1, routed)           0.000     7.807    WIZARD/m_b2d/div0__188_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.924 r  WIZARD/m_b2d/div0__189/CO[3]
                         net (fo=1, routed)           0.000     7.924    WIZARD/m_b2d/div0__189_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  WIZARD/m_b2d/div0__190/CO[3]
                         net (fo=1, routed)           0.000     8.041    WIZARD/m_b2d/div0__190_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.260 r  WIZARD/m_b2d/div0__191/O[0]
                         net (fo=3, routed)           0.775     9.035    WIZARD/m_b2d/div0__191_n_7
    SLICE_X40Y75         LUT3 (Prop_lut3_I1_O)        0.295     9.330 r  WIZARD/m_b2d/div0__227_i_3/O
                         net (fo=1, routed)           0.652     9.981    WIZARD/m_b2d/div0__227_i_3_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.488 r  WIZARD/m_b2d/div0__227/CO[3]
                         net (fo=1, routed)           0.000    10.488    WIZARD/m_b2d/div0__227_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.801 r  WIZARD/m_b2d/div0__228/O[3]
                         net (fo=3, routed)           0.733    11.534    WIZARD/m_b2d/div0__228_n_4
    SLICE_X48Y74         LUT3 (Prop_lut3_I0_O)        0.306    11.840 r  WIZARD/m_b2d/div0__240_i_4/O
                         net (fo=1, routed)           0.570    12.410    WIZARD/m_b2d/div0__240_i_4_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.936 r  WIZARD/m_b2d/div0__240/CO[3]
                         net (fo=1, routed)           0.009    12.945    WIZARD/m_b2d/div0__240_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.258 r  WIZARD/m_b2d/div0__241/O[3]
                         net (fo=5, routed)           0.852    14.109    WIZARD/m_b2d/div0__241_n_4
    SLICE_X47Y80         LUT2 (Prop_lut2_I0_O)        0.306    14.415 r  WIZARD/m_b2d/div0__249_i_3/O
                         net (fo=1, routed)           0.000    14.415    WIZARD/m_b2d/div0__249_i_3_n_0
    SLICE_X47Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.965 r  WIZARD/m_b2d/div0__249/CO[3]
                         net (fo=1, routed)           0.000    14.965    WIZARD/m_b2d/div0__249_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.079 r  WIZARD/m_b2d/div0__250/CO[3]
                         net (fo=1, routed)           0.000    15.079    WIZARD/m_b2d/div0__250_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.413 r  WIZARD/m_b2d/div0__251/O[1]
                         net (fo=3, routed)           0.915    16.328    WIZARD/m_b2d/div0__251_n_6
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.303    16.631 r  WIZARD/m_b2d/div0__259_i_5/O
                         net (fo=1, routed)           0.000    16.631    WIZARD/m_b2d/div0__259_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.032 r  WIZARD/m_b2d/div0__259/CO[3]
                         net (fo=1, routed)           0.009    17.041    WIZARD/m_b2d/div0__259_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.155 r  WIZARD/m_b2d/div0__260/CO[3]
                         net (fo=1, routed)           0.000    17.155    WIZARD/m_b2d/div0__260_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.269 r  WIZARD/m_b2d/div0__261/CO[3]
                         net (fo=1, routed)           0.000    17.269    WIZARD/m_b2d/div0__261_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.497 r  WIZARD/m_b2d/div0__262/CO[2]
                         net (fo=29, routed)          0.642    18.139    WIZARD/m_b2d/div0__262_n_1
    SLICE_X40Y77         LUT4 (Prop_lut4_I1_O)        0.313    18.452 r  WIZARD/m_b2d/div[10]_i_1/O
                         net (fo=1, routed)           0.000    18.452    WIZARD/m_b2d/p_0_in[10]
    SLICE_X40Y77         FDRE                                         r  WIZARD/m_b2d/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         1.423    14.764    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X40Y77         FDRE                                         r  WIZARD/m_b2d/div_reg[10]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X40Y77         FDRE (Setup_fdre_C_D)        0.031    15.018    WIZARD/m_b2d/div_reg[10]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -18.452    
  -------------------------------------------------------------------
                         slack                                 -3.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/mod_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.568%)  route 0.279ns (66.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.548     1.431    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  WIZARD/m_b2d/mod_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  WIZARD/m_b2d/mod_reg[0]/Q
                         net (fo=1, routed)           0.279     1.851    WIZARD/m_b2d/mod[0]
    SLICE_X41Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.825     1.952    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[12]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.070     1.773    WIZARD/m_b2d/dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/mod_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.955%)  route 0.346ns (71.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.548     1.431    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  WIZARD/m_b2d/mod_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  WIZARD/m_b2d/mod_reg[1]/Q
                         net (fo=1, routed)           0.346     1.918    WIZARD/m_b2d/mod[1]
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.826     1.953    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[13]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.066     1.770    WIZARD/m_b2d/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[11]/Q
                         net (fo=2, routed)           0.099     1.680    WIZARD/m_b2d/Q[11]
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.826     1.953    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[7]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.075     1.530    WIZARD/m_b2d/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.125     1.706    WIZARD/m_b2d/Q[10]
    SLICE_X44Y62         FDRE                                         r  WIZARD/m_b2d/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.827     1.955    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  WIZARD/m_b2d/dout_reg[6]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X44Y62         FDRE (Hold_fdre_C_D)         0.070     1.547    WIZARD/m_b2d/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.561%)  route 0.108ns (43.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[13]/Q
                         net (fo=2, routed)           0.108     1.690    WIZARD/m_b2d/Q[12]
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.826     1.953    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[9]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.071     1.526    WIZARD/m_b2d/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.335%)  route 0.109ns (43.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[8]/Q
                         net (fo=2, routed)           0.109     1.691    WIZARD/m_b2d/Q[8]
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.826     1.953    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[4]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.070     1.525    WIZARD/m_b2d/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.372%)  route 0.133ns (48.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[5]/Q
                         net (fo=2, routed)           0.133     1.715    WIZARD/m_b2d/Q[5]
    SLICE_X44Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.826     1.954    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.070     1.546    WIZARD/m_b2d/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/sseg_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  WIZARD/m_b2d/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[10]/Q
                         net (fo=2, routed)           0.122     1.703    WIZARD/dout[10]
    SLICE_X43Y62         FDRE                                         r  WIZARD/sseg_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.827     1.954    WIZARD/CLK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  WIZARD/sseg_data_reg[10]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.070     1.526    WIZARD/sseg_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.557     1.440    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  WIZARD/m_b2d/dout_reg[12]/Q
                         net (fo=2, routed)           0.122     1.703    WIZARD/m_b2d/dout[12]
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.826     1.953    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y64         FDRE                                         r  WIZARD/m_b2d/dout_reg[8]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y64         FDRE (Hold_fdre_C_D)         0.070     1.525    WIZARD/m_b2d/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 WIZARD/m_b2d/mod_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WIZARD/m_b2d/dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.615%)  route 0.336ns (72.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.548     1.431    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X33Y74         FDRE                                         r  WIZARD/m_b2d/mod_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.128     1.559 r  WIZARD/m_b2d/mod_reg[3]/Q
                         net (fo=1, routed)           0.336     1.895    WIZARD/m_b2d/mod[3]
    SLICE_X41Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=199, routed)         0.825     1.952    WIZARD/m_b2d/CLK_IBUF_BUFG
    SLICE_X41Y65         FDRE                                         r  WIZARD/m_b2d/dout_reg[15]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.012     1.715    WIZARD/m_b2d/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      WIZARD/XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X40Y66   WIZARD/m_b2d/data_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X41Y67   WIZARD/m_b2d/data_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X40Y68   WIZARD/m_b2d/data_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X38Y69   WIZARD/m_b2d/data_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X42Y67   WIZARD/m_b2d/data_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X43Y68   WIZARD/m_b2d/data_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X45Y70   WIZARD/m_b2d/data_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y70   WIZARD/m_b2d/data_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y69   WIZARD/m_b2d/data_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y70   WIZARD/m_b2d/data_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X47Y71   WIZARD/m_b2d/data_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X45Y71   WIZARD/m_b2d/data_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X46Y71   WIZARD/m_b2d/data_reg[26]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X37Y69   WIZARD/m_b2d/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y80   WIZARD/m_b2d/div_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y80   WIZARD/m_b2d/div_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y79   WIZARD/m_b2d/div_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y79   WIZARD/m_b2d/div_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y66   WIZARD/m_b2d/data_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y67   WIZARD/m_b2d/data_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y67   WIZARD/m_b2d/data_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y67   WIZARD/m_b2d/data_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y67   WIZARD/m_b2d/data_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y66   WIZARD/m_b2d/data_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y75   WIZARD/m_b2d/data_reg[20]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y73   WIZARD/m_b2d/data_reg[22]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y76   WIZARD/m_b2d/data_reg[25]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X41Y74   WIZARD/m_b2d/data_reg[28]/C



