INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_test_2/project_test_2.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_test_2/project_test_2.srcs/sim_1/new/andgete_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate_sim
