#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun  7 09:47:14 2019
# Process ID: 10324
# Current directory: /home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1
# Command line: vivado -log design_1_yolo_conv_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_conv_top_0_0.tcl
# Log file: /home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.vds
# Journal file: /home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_yolo_conv_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xavier/MSc_Project/hls/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019_1/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_yolo_conv_top_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1699.871 ; gain = 153.715 ; free physical = 976 ; free virtual = 12835
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_conv_top_0_0' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/synth/design_1_yolo_conv_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state93 bound to: 11'b10000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:114]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_AXILiteS_s_axi' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:184]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_AXILiteS_s_axi' (1#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_val_s' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_line_buff_group_val_s.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1254 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_line_buff_group_val_s_ram' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_line_buff_group_val_s.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1254 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_line_buff_group_val_s.v:22]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_val_s_ram' (2#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_line_buff_group_val_s.v:6]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_line_buff_group_val_s' (3#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_line_buff_group_val_s.v:52]
INFO: [Synth 8-6157] synthesizing module 'window_macc' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:56]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_0' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_0_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_0_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_0_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_0_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_0_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_0_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_0_rom' (4#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_0' (5#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_0.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_1' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_1_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_1_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_1_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_1_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_1_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_1_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_1_rom' (6#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_1' (7#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_1.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_2' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_2_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_2_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_2_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_2_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_2_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_2_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_2_rom' (8#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_2' (9#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_2.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_3' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_3_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_3_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_3_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_3_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_3_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_3_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_3_rom' (10#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_3' (11#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_3.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_4' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_4_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_4_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_4_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_4_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_4_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_4_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_4_rom' (12#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_4' (13#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_4.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_5' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_5_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_5_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_5_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_5_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_5_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_5_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_5_rom' (14#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_5' (15#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_5.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_6' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_6_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_6_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_6_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_6_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_6_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_6_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_6_rom' (16#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_6' (17#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_6.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_7' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_7_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_7_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_7_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_7_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_7_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_7_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_7_rom' (18#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_7' (19#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_7.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_8' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_8_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_8_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_8_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_8_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_8_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_8_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_8_rom' (20#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_8' (21#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_8.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_9' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_9_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_9_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_9_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_9_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_9_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_9_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_9_rom' (22#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_9' (23#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_9.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_10' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_10_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_10_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_10_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_10_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_10_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_10_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_10_rom' (24#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_10' (25#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_10.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_11' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_11_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_11_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_11_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_11_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_11_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_11_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_11_rom' (26#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_11' (27#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_11.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_12' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_12_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_12_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_12_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_12_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_12_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_12_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_12_rom' (28#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_12' (29#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_12.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_13' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_13_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_13_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_13_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_13_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_13_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_13_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_13_rom' (30#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_13' (31#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_13.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_14' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_14_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_14_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_14_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_14_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_14_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_14_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_14_rom' (32#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_14' (33#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_14.v:151]
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_15' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:151]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'window_macc_kernel_weight_15_rom' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 27 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:44]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:45]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:46]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_15_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:49]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_15_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:50]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_15_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:51]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_15_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:52]
INFO: [Synth 8-3876] $readmem data file './window_macc_kernel_weight_15_rom.dat' is read successfully [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:53]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_15_rom' (34#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:6]
INFO: [Synth 8-6155] done synthesizing module 'window_macc_kernel_weight_15' (35#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc_kernel_weight_15.v:151]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'yolo_conv_top_ap_fadd_3_full_dsp_32' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/ip/yolo_conv_top_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/ip/yolo_conv_top_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'yolo_conv_top_ap_fadd_3_full_dsp_32' (53#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/ip/yolo_conv_top_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1' (54#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'yolo_conv_top_ap_fmul_2_max_dsp_32' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/ip/yolo_conv_top_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at '/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/ip/yolo_conv_top_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'yolo_conv_top_ap_fmul_2_max_dsp_32' (62#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/ip/yolo_conv_top_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1' (63#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_urem_9ns_6ns_9_13_1' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_urem_9ns_6ns_9_13_1_div' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:67]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_urem_9ns_6ns_9_13_1_div_u' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:7]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 9 - type: integer 
	Parameter cal_WIDTH bound to: 9 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[8].divisor_tmp_reg[9] was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_urem_9ns_6ns_9_13_1_div_u' (64#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_urem_9ns_6ns_9_13_1_div' (65#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:67]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_urem_9ns_6ns_9_13_1' (66#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:127]
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_9ns_11ns_20_1_1' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_mul_mul_9ns_11ns_20_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'yolo_conv_top_mul_mul_9ns_11ns_20_1_1_DSP48_0' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_mul_mul_9ns_11ns_20_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_9ns_11ns_20_1_1_DSP48_0' (67#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_mul_mul_9ns_11ns_20_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top_mul_mul_9ns_11ns_20_1_1' (68#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_mul_mul_9ns_11ns_20_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'window_macc' (69#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:10]
INFO: [Synth 8-6157] synthesizing module 'out_stream_merge' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/out_stream_merge.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 6'b010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/out_stream_merge.v:242]
INFO: [Synth 8-6155] done synthesizing module 'out_stream_merge' (70#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/out_stream_merge.v:10]
INFO: [Synth 8-6157] synthesizing module 'fork_window' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/fork_window.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fork_window' (71#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/fork_window.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/fifo_w32_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/fifo_w32_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (72#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/fifo_w32_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (73#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/fifo_w32_d2_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6616]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:6618]
WARNING: [Synth 8-6014] Unused sequential element phi_mul_reg_752_reg was removed.  [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:2985]
INFO: [Synth 8-6155] done synthesizing module 'yolo_conv_top' (74#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_conv_top_0_0' (75#1) [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/synth/design_1_yolo_conv_top_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[14]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[13]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[12]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[11]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ZERO_ALIGN
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ROUND_EXP_INC
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ADD_MANT_MSBS[1]
WARNING: [Synth 8-3331] design flt_add_exp_sp has unconnected port ADD_MANT_MSBS[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1876.527 ; gain = 330.371 ; free physical = 871 ; free virtual = 12735
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1894.340 ; gain = 348.184 ; free physical = 893 ; free virtual = 12758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1894.340 ; gain = 348.184 ; free physical = 893 ; free virtual = 12758
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_yolo_conv_top_0_0/constraints/yolo_conv_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2180.637 ; gain = 0.000 ; free physical = 581 ; free virtual = 12447
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  FDE => FDRE: 60 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2208.449 ; gain = 27.812 ; free physical = 565 ; free virtual = 12431
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 858 ; free virtual = 12724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 858 ; free virtual = 12724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 858 ; free virtual = 12724
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_conv_top_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_conv_top_AXILiteS_s_axi'
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Common 17-14] Message 'Synth 8-5542' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/yolo_conv_top_urem_9ns_6ns_9_13_1.v:50]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3731]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3732]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3733]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3734]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3735]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3736]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3737]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter1_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3738]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3840]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3841]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3842]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3843]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3844]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3845]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3846]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter2_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3847]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3924]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3925]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3926]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3927]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3928]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3929]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3930]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter3_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3931]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3952]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3953]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3954]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3955]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3956]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3957]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3958]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter4_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3959]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3966]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3967]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3968]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3969]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3970]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3971]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3972]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter5_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3973]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3980]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3981]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3982]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3983]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3984]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3985]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3986]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter6_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3987]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3994]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3995]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3996]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3997]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3998]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3999]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4000]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter7_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4001]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4008]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4009]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4010]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4011]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4012]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4013]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4014]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter8_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4015]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4022]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4023]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4024]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4025]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4026]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4027]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4028]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter9_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:4029]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3609]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3610]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3611]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3612]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3613]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3614]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3615]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter10_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3616]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3623]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3624]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3625]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3626]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3627]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3628]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3629]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter11_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3630]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3637]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3638]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3639]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3640]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i399_reg_2208_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3641]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i49_reg_2018_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3642]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i99_reg_1980_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3643]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i_reg_1904_reg[31:0]' into 'ap_phi_reg_pp0_iter12_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3644]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i199_reg_1942_reg[31:0]' into 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3651]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i249_reg_2056_reg[31:0]' into 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3652]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i299_reg_2170_reg[31:0]' into 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3653]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i349_reg_2094_reg[31:0]' into 'ap_phi_reg_pp0_iter13_UnifiedRetVal_i149_reg_2132_reg[31:0]' [/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/b28a/hdl/verilog/window_macc.v:3654]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_conv_top_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 805 ; free virtual = 12679
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1:/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1:/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1:/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1:/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1:/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1:/yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1:/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1:/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1:/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'yolo_conv_top_fmul_32ns_32ns_32_4_max_dsp_1:/yolo_conv_top_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |window_macc__GBM0  |           1|     29188|
|2     |window_macc__GBM1  |           1|      8139|
|3     |window_macc__GBM2  |           1|     11188|
|4     |yolo_conv_top__GC0 |           1|     41771|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q1_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_12_U/window_macc_kernel_weight_12_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_5_U/window_macc_kernel_weight_5_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q1_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_3_U/window_macc_kernel_weight_3_rom_U/q1_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q1_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q1_reg[29]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q0_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_12_U/window_macc_kernel_weight_12_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_5_U/window_macc_kernel_weight_5_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q0_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_3_U/window_macc_kernel_weight_3_rom_U/q0_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q0_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/\kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q0_reg[29] )
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q2_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_12_U/window_macc_kernel_weight_12_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_5_U/window_macc_kernel_weight_5_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q2_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_3_U/window_macc_kernel_weight_3_rom_U/q2_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q2_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/\kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q2_reg[29] )
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q3_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_12_U/window_macc_kernel_weight_12_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_5_U/window_macc_kernel_weight_5_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q3_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_3_U/window_macc_kernel_weight_3_rom_U/q3_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q3_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/\kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q3_reg[29] )
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[31]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[0]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[1]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[2]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[3]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[4]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[5]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[6]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[7]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[8]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[9]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[10]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[11]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[13]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[14]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[15]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[16]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[17]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[18]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[19]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[20]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[21]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[22]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[28]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[29]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[30]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[12]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[27]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[26]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[25]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[23]' (FDE) to 'window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/din1_buf1_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/\din1_buf1_reg[24] )
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q4_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_12_U/window_macc_kernel_weight_12_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_5_U/window_macc_kernel_weight_5_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q4_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_3_U/window_macc_kernel_weight_3_rom_U/q4_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q4_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q4_reg[29]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q5_reg[27]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_13_U/window_macc_kernel_weight_13_rom_U/q6_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_12_U/window_macc_kernel_weight_12_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_8_U/window_macc_kernel_weight_8_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_7_U/window_macc_kernel_weight_7_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_6_U/window_macc_kernel_weight_6_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_5_U/window_macc_kernel_weight_5_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_4_U/window_macc_kernel_weight_4_rom_U/q6_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_3_U/window_macc_kernel_weight_3_rom_U/q6_reg[28]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_2_U/window_macc_kernel_weight_2_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_1_U/window_macc_kernel_weight_1_rom_U/q6_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/\kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q6_reg[29] )
INFO: [Synth 8-3886] merging instance 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q7_reg[27]' (FDE) to 'window_macc__GBM0:/kernel_weight_15_U/window_macc_kernel_weight_15_rom_U/q8_reg[27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/\kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q5_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/\kernel_weight_0_U/window_macc_kernel_weight_0_rom_U/q8_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM0:/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM0:/yolo_conv_top_fadd_32ns_32ns_32_5_full_dsp_1_U10/\yolo_conv_top_ap_fadd_3_full_dsp_32_u/U0 /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U32/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U33/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U34/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U35/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U32/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U32/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U32/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U32/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U32/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U33/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U33/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U33/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U33/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U33/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_1_reg_2905_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U34/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U34/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U34/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U34/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U34/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U35/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U35/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U35/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U35/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U35/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U36/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_2_reg_2891_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_3_reg_3436_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_4_reg_2887_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_5_reg_3428_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_8_reg_4134_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_7_reg_3432_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\sext_ln151_6_reg_4130_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U28/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U29/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U30/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (window_macc__GBM2:/\yolo_conv_top_urem_9ns_6ns_9_13_1_U31/yolo_conv_top_urem_9ns_6ns_9_13_1_div_U/yolo_conv_top_urem_9ns_6ns_9_13_1_div_u_0/remd_tmp_reg[0][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_conv_top_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_conv_top_AXILiteS_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:56 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 670 ; free virtual = 12601
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |window_macc__GBM0  |           2|     41900|
|2     |window_macc__GBM1  |           2|      7761|
|3     |window_macc__GBM2  |           2|      6536|
|4     |yolo_conv_top__GC0 |           1|     13683|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:02:06 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 503 ; free virtual = 12433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:22 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 486 ; free virtual = 12399
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |window_macc__GBM0  |           2|     41900|
|2     |window_macc__GBM1  |           2|      7761|
|3     |window_macc__GBM2  |           2|      6536|
|4     |yolo_conv_top__GC0 |           1|     13683|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_s_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_1_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/line_buff_group_val_2_U/yolo_conv_top_line_buff_group_val_s_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:02:54 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 415 ; free virtual = 12329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:45 ; elapsed = 00:03:00 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 445 ; free virtual = 12359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:45 ; elapsed = 00:03:00 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 445 ; free virtual = 12359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:52 ; elapsed = 00:03:08 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 434 ; free virtual = 12348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:53 ; elapsed = 00:03:08 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 430 ; free virtual = 12344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:54 ; elapsed = 00:03:09 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 432 ; free virtual = 12346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 432 ; free virtual = 12346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   293|
|2     |DSP48E1    |    20|
|3     |DSP48E1_1  |    20|
|4     |DSP48E1_2  |    18|
|5     |DSP48E1_3  |    18|
|6     |DSP48E1_4  |    18|
|7     |DSP48E1_5  |    16|
|8     |DSP48E1_6  |     2|
|9     |LUT1       |   381|
|10    |LUT2       |  1002|
|11    |LUT3       |  4307|
|12    |LUT4       |  1519|
|13    |LUT5       | 10459|
|14    |LUT6       |  4900|
|15    |MUXCY      |  1448|
|16    |MUXF7      |  1008|
|17    |RAMB36E1   |     4|
|18    |RAMB36E1_1 |     2|
|19    |SRL16E     |   671|
|20    |SRLC32E    |   384|
|21    |XORCY      |   484|
|22    |FDE        |    60|
|23    |FDRE       | 20507|
|24    |FDSE       |   109|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 2208.449 ; gain = 662.293 ; free physical = 432 ; free virtual = 12346
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:37 ; elapsed = 00:02:56 . Memory (MB): peak = 2208.449 ; gain = 348.184 ; free physical = 500 ; free virtual = 12414
Synthesis Optimization Complete : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 2208.457 ; gain = 662.293 ; free physical = 500 ; free virtual = 12414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3411 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2228.293 ; gain = 0.000 ; free physical = 377 ; free virtual = 12294
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 452 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 392 instances
  FDE => FDRE: 60 instances

INFO: [Common 17-83] Releasing license: Synthesis
744 Infos, 149 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:12 ; elapsed = 00:03:26 . Memory (MB): peak = 2228.293 ; gain = 837.680 ; free physical = 544 ; free virtual = 12461
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2228.293 ; gain = 0.000 ; free physical = 543 ; free virtual = 12461
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2252.305 ; gain = 24.012 ; free physical = 536 ; free virtual = 12461
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_conv_top_0_0, cache-ID = 20bba1c43db6ab7f
INFO: [Coretcl 2-1174] Renamed 2101 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2252.305 ; gain = 0.000 ; free physical = 458 ; free virtual = 12443
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/xavier/MSc_Project/hls/yolo_conv_prj_2019/project_1/project_1.runs/design_1_yolo_conv_top_0_0_synth_1/design_1_yolo_conv_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2252.305 ; gain = 0.000 ; free physical = 457 ; free virtual = 12443
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_conv_top_0_0_utilization_synth.rpt -pb design_1_yolo_conv_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 09:51:30 2019...
