(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param39 = ((!(~^(((8'hbd) & (7'h42)) ? (^~(8'hbd)) : {(8'hb7), (8'hbd)}))) >= (8'ha2)))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h193):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(5'h14):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire38;
  wire [(4'h8):(1'h0)] wire37;
  wire signed [(5'h13):(1'h0)] wire36;
  wire signed [(4'hb):(1'h0)] wire35;
  wire [(3'h5):(1'h0)] wire34;
  wire [(5'h10):(1'h0)] wire33;
  wire [(4'h9):(1'h0)] wire32;
  wire [(3'h4):(1'h0)] wire31;
  wire signed [(5'h13):(1'h0)] wire30;
  wire [(2'h3):(1'h0)] wire29;
  wire [(4'ha):(1'h0)] wire28;
  wire [(3'h6):(1'h0)] wire27;
  wire [(5'h12):(1'h0)] wire26;
  wire [(4'hb):(1'h0)] wire25;
  wire [(5'h15):(1'h0)] wire24;
  wire signed [(5'h14):(1'h0)] wire23;
  wire [(5'h10):(1'h0)] wire22;
  wire signed [(5'h15):(1'h0)] wire5;
  wire signed [(4'h8):(1'h0)] wire4;
  reg [(4'h9):(1'h0)] reg21 = (1'h0);
  reg [(5'h11):(1'h0)] reg20 = (1'h0);
  reg [(3'h7):(1'h0)] reg19 = (1'h0);
  reg [(4'h8):(1'h0)] reg17 = (1'h0);
  reg [(4'hf):(1'h0)] reg16 = (1'h0);
  reg [(5'h14):(1'h0)] reg15 = (1'h0);
  reg [(5'h15):(1'h0)] reg14 = (1'h0);
  reg [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg11 = (1'h0);
  reg [(3'h6):(1'h0)] reg10 = (1'h0);
  reg [(3'h5):(1'h0)] reg7 = (1'h0);
  reg [(5'h11):(1'h0)] reg6 = (1'h0);
  reg [(2'h2):(1'h0)] reg18 = (1'h0);
  reg [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg9 = (1'h0);
  reg [(3'h6):(1'h0)] forvar8 = (1'h0);
  assign y = {wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire5,
                 wire4,
                 reg21,
                 reg20,
                 reg19,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg12,
                 reg11,
                 reg10,
                 reg7,
                 reg6,
                 reg18,
                 reg13,
                 reg9,
                 forvar8,
                 (1'h0)};
  assign wire4 = "qA9cmxoKSK8M";
  assign wire5 = wire1;
  always
    @(posedge clk) begin
      reg6 <= $unsigned(($signed("GHlk") & ((|(wire2 | wire1)) ?
          ($unsigned(wire4) >> wire2[(3'h7):(1'h1)]) : wire3[(3'h5):(3'h4)])));
      reg7 <= {(wire5[(4'hc):(2'h2)] ~^ wire5), $unsigned((8'hbd))};
      for (forvar8 = (1'h0); (forvar8 < (2'h2)); forvar8 = (forvar8 + (1'h1)))
        begin
          if ("Q6oqM")
            begin
              reg9 = $signed("ZPe6uKwU7IngxfV");
            end
          else
            begin
              reg10 <= $signed("Vb");
              reg11 <= (~^reg9);
              reg12 <= wire1;
              reg13 = $signed({(~((^~reg10) ?
                      (wire0 >>> reg11) : ((8'hb3) ? wire4 : reg9))),
                  reg10});
              reg14 <= "NQXaT5P154viS7dZ";
            end
          if ("DtnVQ9")
            begin
              reg15 <= (~reg11);
              reg16 <= $unsigned($signed($signed($unsigned(wire3[(3'h4):(1'h1)]))));
              reg17 <= ($unsigned("AQ8nWJ3FEwA") ?
                  $signed(("dYA" ^ ((-reg16) - (8'ha8)))) : $unsigned(reg13[(3'h4):(1'h1)]));
            end
          else
            begin
              reg15 <= $unsigned($unsigned("ZD3E7tIfZfg"));
              reg16 <= $unsigned($unsigned("dOUAaStwxN0Uc7pw"));
              reg17 <= "q4thx";
              reg18 = (8'hb6);
            end
          reg19 <= reg13;
          reg20 <= (($unsigned(((reg14 || reg16) >> wire4[(2'h3):(2'h2)])) ?
              ((-$unsigned(reg7)) >>> ((^(8'h9e)) ?
                  "eTDMZwPxusGszn3kv" : ((8'hae) >> reg19))) : (~reg16)) << wire2[(2'h2):(1'h1)]);
        end
      reg21 <= {($signed((reg16 && reg16[(4'h8):(2'h3)])) ?
              $unsigned(reg6[(4'hc):(3'h6)]) : $unsigned(((-wire3) && $signed(reg16)))),
          $unsigned((reg19[(3'h5):(3'h5)] != reg18))};
    end
  assign wire22 = ($unsigned($unsigned("B85z")) ?
                      (reg19 ?
                          reg10 : {$signed(wire1),
                              (~(reg6 && reg11))}) : "bS2PUdLdXTK33RObe");
  assign wire23 = ((wire4 < "YxzKMgyugS9hSF6") ?
                      ({($unsigned(reg6) ? reg6 : (~^wire22)),
                          (&{reg12,
                              (7'h41)})} * {wire3}) : (reg10[(1'h0):(1'h0)] ?
                          reg21[(2'h3):(1'h0)] : (((reg15 ? reg21 : wire2) ?
                              $signed(reg20) : reg10) <= reg12[(3'h4):(3'h4)])));
  assign wire24 = $signed((~&wire0[(2'h2):(1'h0)]));
  assign wire25 = wire2[(3'h4):(2'h2)];
  assign wire26 = reg19[(3'h6):(3'h5)];
  assign wire27 = (wire3 ? wire0[(3'h5):(3'h4)] : reg10[(2'h3):(2'h3)]);
  assign wire28 = {$unsigned("aLr7fPF"), wire0};
  assign wire29 = wire5[(3'h7):(3'h5)];
  assign wire30 = $unsigned(wire5[(4'hf):(4'hf)]);
  assign wire31 = ($signed((^reg16[(4'hf):(1'h1)])) >= wire3[(2'h2):(1'h0)]);
  assign wire32 = reg19;
  assign wire33 = (~^"ElhO6Y");
  assign wire34 = wire24[(5'h11):(4'h9)];
  assign wire35 = (reg7 & "fcuQLOGo60RzLm7dp");
  assign wire36 = $signed({(8'hae), (8'ha3)});
  assign wire37 = (~&(wire22 != (+wire4)));
  assign wire38 = $signed($signed(($unsigned((~^reg17)) ?
                      $unsigned(reg16) : $signed($unsigned(wire4)))));
endmodule