<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System</title>
  <title type="main" format="text/plain">IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System</title>
  <uri type="src">https://ieeexplore.ieee.org/document/7395044</uri>
  <docidentifier type="IEEE">IEEE Std 1481-1999</docidentifier>
  <docidentifier type="ISBN">978-0-7381-1772-0</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2000.7395044</docidentifier>
  <docnumber>1481-1999</docnumber>
  <date type="updated">
    <on>2016-02-19</on>
  </date>
  <date type="created">
    <on>2000-05-12</on>
  </date>
  <date type="published">
    <on>2016-01-29</on>
  </date>
  <date type="issued">
    <on>1999-06-26</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, this standard covers means by which EDA vendors can meet their application performance and capacity needs.</abstract>
  <abstract format="text/plain" language="en" script="Latn">Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, this standard covers means by which EDA vendors can meet their application performance and capacity needs.</abstract>
  <copyright>
    <from>1999</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="obsoletedBy">
    <bibitem>
      <formattedref format="text/plain">IEEE STD 1481-2009</formattedref>
    </bibitem>
  </relation>
  <keyword>IEEE Standards</keyword>
  <keyword>Delays</keyword>
  <keyword>Electronic design automation </keyword>
  <keyword>Integrated circuits</keyword>
  <keyword>Circuit synthesis</keyword>
  <keyword>Power calculations</keyword>
  <keyword>chip delay</keyword>
  <keyword>electronic design automation (EDA)</keyword>
  <keyword>integrated circuit design</keyword>
  <keyword>power calculation</keyword>
</bibdata>