
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="Hardware description language fundamentals for digital system design and simulation">
      
      
        <meta name="author" content="University of Minnesota - Twin Cities">
      
      
      
        <link rel="prev" href="../videos/unit11-narration/">
      
      
        <link rel="next" href="quiz/">
      
      
        
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.7.2">
    
    
      
        <title>Introduction to VHDL - Intelligent Textbook - Digital System Design</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.484c7ddc.min.css">
      
        
        <link rel="stylesheet" href="../assets/stylesheets/palette.ab4e12ef.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../stylesheets/extra.css?v=19">
    
      <link rel="stylesheet" href="../stylesheets/audio-player.css?v=1">
    
      <link rel="stylesheet" href="../stylesheets/quiz.css?v=3">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="deep-purple" data-md-color-accent="amber">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#unit-12-introduction-to-vhdl" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="Intelligent Textbook - Digital System Design" class="md-header__button md-logo" aria-label="Intelligent Textbook - Digital System Design" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M6 4h12v1h3v2h-3v2h3v2h-3v2h3v2h-3v2h3v2h-3v1H6v-1H3v-2h3v-2H3v-2h3v-2H3V9h3V7H3V5h3zm5 11v3h1v-3zm2 0v3h1v-3zm2 0v3h1v-3z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Intelligent Textbook - Digital System Design
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Introduction to VHDL
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="deep-purple" data-md-color-accent="amber"  aria-hidden="true"  type="radio" name="__palette" id="__palette_0">
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      
      
        <label class="md-header__button md-icon" for="__search">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        </label>
        <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
      
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href=".." class="md-tabs__link">
        
  
  
    
  
  Cover

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../home/" class="md-tabs__link">
        
  
  
    
  
  Home

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../course-description/" class="md-tabs__link">
        
  
  
    
  
  Course Description

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../faq/" class="md-tabs__link">
        
  
  
    
  
  FAQ

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../glossary/" class="md-tabs__link">
        
  
  
    
  
  Glossary

      </a>
    </li>
  

      
        
  
  
  
    
  
  
    
    
      
  
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="../unit1-number-systems/" class="md-tabs__link">
          
  
  
  Unit Modules

        </a>
      </li>
    
  

    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../sims/" class="md-tabs__link">
          
  
  
  MicroSims

        </a>
      </li>
    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../learning-graph/" class="md-tabs__link">
          
  
  
  Learning Graph

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


  

<nav class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="Intelligent Textbook - Digital System Design" class="md-nav__button md-logo" aria-label="Intelligent Textbook - Digital System Design" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M6 4h12v1h3v2h-3v2h3v2h-3v2h3v2h-3v2h3v2h-3v1H6v-1H3v-2h3v-2H3v-2h3v-2H3V9h3V7H3V5h3zm5 11v3h1v-3zm2 0v3h1v-3zm2 0v3h1v-3z"/></svg>

    </a>
    Intelligent Textbook - Digital System Design
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Cover
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../home/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Home
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../course-description/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Description
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../faq/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FAQ
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../glossary/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Glossary
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
    
      
        
        
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" checked>
        
          
          <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit Modules
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit Modules
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_1" >
        
          
          <label class="md-nav__link" for="__nav_6_1" id="__nav_6_1_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 1 - Number Systems
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_1_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_1">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 1 - Number Systems
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit1-number-systems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit1-number-systems/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit1-number-systems/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit1-number-systems/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit1-number-systems/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit01-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_2" >
        
          
          <label class="md-nav__link" for="__nav_6_2" id="__nav_6_2_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 2 - Boolean Algebra
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_2">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 2 - Boolean Algebra
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit2-boolean-algebra/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit2-boolean-algebra/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit2-boolean-algebra/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit2-boolean-algebra/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit2-boolean-algebra/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit02-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_3" >
        
          
          <label class="md-nav__link" for="__nav_6_3" id="__nav_6_3_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 3 - Applications of Boolean Algebra
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_3">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 3 - Applications of Boolean Algebra
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit3-applications-boolean-algebra/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit3-applications-boolean-algebra/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit3-applications-boolean-algebra/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit3-applications-boolean-algebra/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit3-applications-boolean-algebra/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit03-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_4" >
        
          
          <label class="md-nav__link" for="__nav_6_4" id="__nav_6_4_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 4 - Minterm & Maxterm Expansions
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_4">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 4 - Minterm & Maxterm Expansions
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit4-minterm-maxterm-expansions/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit4-minterm-maxterm-expansions/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit4-minterm-maxterm-expansions/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit4-minterm-maxterm-expansions/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit4-minterm-maxterm-expansions/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit04-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_5" >
        
          
          <label class="md-nav__link" for="__nav_6_5" id="__nav_6_5_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 5 - Karnaugh Maps
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_5">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 5 - Karnaugh Maps
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit5-karnaugh-maps/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit5-karnaugh-maps/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit5-karnaugh-maps/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit5-karnaugh-maps/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit5-karnaugh-maps/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit05-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_6" >
        
          
          <label class="md-nav__link" for="__nav_6_6" id="__nav_6_6_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 6 - Quine-McCluskey Method
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_6">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 6 - Quine-McCluskey Method
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit6-quine-mccluskey/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit6-quine-mccluskey/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit6-quine-mccluskey/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit6-quine-mccluskey/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit6-quine-mccluskey/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit06-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_7" >
        
          
          <label class="md-nav__link" for="__nav_6_7" id="__nav_6_7_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 7 - Multi-Level Gate Circuits
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_7">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 7 - Multi-Level Gate Circuits
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit7-multi-level-gates/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit7-multi-level-gates/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit7-multi-level-gates/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit7-multi-level-gates/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit7-multi-level-gates/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit07-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_8" >
        
          
          <label class="md-nav__link" for="__nav_6_8" id="__nav_6_8_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 8 - Combinational Logic Modules
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_8">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 8 - Combinational Logic Modules
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit8-combinational-modules/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit8-combinational-modules/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit8-combinational-modules/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit8-combinational-modules/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit8-combinational-modules/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit08-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_9" >
        
          
          <label class="md-nav__link" for="__nav_6_9" id="__nav_6_9_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 9 - Sequential Logic Fundamentals
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_9_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_9">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 9 - Sequential Logic Fundamentals
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit9-sequential-fundamentals/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit9-sequential-fundamentals/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit9-sequential-fundamentals/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit9-sequential-fundamentals/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit9-sequential-fundamentals/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit09-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_10" >
        
          
          <label class="md-nav__link" for="__nav_6_10" id="__nav_6_10_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 10 - Sequential Circuit Design
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_10">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 10 - Sequential Circuit Design
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit10-sequential-design/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit10-sequential-design/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit10-sequential-design/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit10-sequential-design/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit10-sequential-design/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit10-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_11" >
        
          
          <label class="md-nav__link" for="__nav_6_11" id="__nav_6_11_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 11 - Programmable Logic Devices
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_11_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_11">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 11 - Programmable Logic Devices
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit11-programmable-logic/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit11-programmable-logic/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit11-programmable-logic/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit11-programmable-logic/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit11-programmable-logic/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit11-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
    
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6_12" checked>
        
          
          <label class="md-nav__link" for="__nav_6_12" id="__nav_6_12_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 12 - Introduction to VHDL
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_12_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_6_12">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 12 - Introduction to VHDL
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#summary" class="md-nav__link">
    <span class="md-ellipsis">
      
        Summary
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#concepts-covered" class="md-nav__link">
    <span class="md-ellipsis">
      
        Concepts Covered
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#prerequisites" class="md-nav__link">
    <span class="md-ellipsis">
      
        Prerequisites
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#121-why-hardware-description-languages" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.1 Why Hardware Description Languages
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#122-vhdl-history-and-standards" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.2 VHDL History and Standards
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#123-vhdl-design-units" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.3 VHDL Design Units
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#124-entity-declaration" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.4 Entity Declaration
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.4 Entity Declaration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#port-modes" class="md-nav__link">
    <span class="md-ellipsis">
      
        Port Modes
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#125-architecture-body" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.5 Architecture Body
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.5 Architecture Body">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#diagram-entity-architecture-relationship" class="md-nav__link">
    <span class="md-ellipsis">
      
        Diagram: Entity-Architecture Relationship
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#126-vhdl-data-types" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.6 VHDL Data Types
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.6 VHDL Data Types">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#built-in-types" class="md-nav__link">
    <span class="md-ellipsis">
      
        Built-in Types
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#ieee-std_logic-type" class="md-nav__link">
    <span class="md-ellipsis">
      
        IEEE std_logic Type
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#std_logic_vector" class="md-nav__link">
    <span class="md-ellipsis">
      
        std_logic_vector
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#127-signal-declaration-and-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.7 Signal Declaration and Assignment
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.7 Signal Declaration and Assignment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#key-rules-for-signals" class="md-nav__link">
    <span class="md-ellipsis">
      
        Key Rules for Signals
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#128-concurrent-signal-assignments" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.8 Concurrent Signal Assignments
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.8 Concurrent Signal Assignments">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#simple-concurrent-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      
        Simple Concurrent Assignment
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#conditional-signal-assignment-when-else" class="md-nav__link">
    <span class="md-ellipsis">
      
        Conditional Signal Assignment (when-else)
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#selected-signal-assignment-with-select" class="md-nav__link">
    <span class="md-ellipsis">
      
        Selected Signal Assignment (with-select)
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#129-modeling-styles" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.9 Modeling Styles
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.9 Modeling Styles">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#dataflow-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      
        Dataflow Modeling
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#structural-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      
        Structural Modeling
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#behavioral-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      
        Behavioral Modeling
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Behavioral Modeling">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#diagram-vhdl-modeling-styles-comparison" class="md-nav__link">
    <span class="md-ellipsis">
      
        Diagram: VHDL Modeling Styles Comparison
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1210-the-process-statement" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.10 The Process Statement
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.10 The Process Statement">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#the-sensitivity-list" class="md-nav__link">
    <span class="md-ellipsis">
      
        The Sensitivity List
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1211-sequential-statements-in-processes" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.11 Sequential Statements in Processes
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.11 Sequential Statements in Processes">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#if-then-else" class="md-nav__link">
    <span class="md-ellipsis">
      
        if-then-else
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#case-statement" class="md-nav__link">
    <span class="md-ellipsis">
      
        case Statement
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1212-combinational-logic-in-vhdl" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.12 Combinational Logic in VHDL
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.12 Combinational Logic in VHDL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#example-2-to-4-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      
        Example: 2-to-4 Decoder
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#example-4-bit-magnitude-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      
        Example: 4-bit Magnitude Comparator
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1213-sequential-logic-in-vhdl" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.13 Sequential Logic in VHDL
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.13 Sequential Logic in VHDL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#d-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      
        D Flip-Flop
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#d-flip-flop-with-asynchronous-reset" class="md-nav__link">
    <span class="md-ellipsis">
      
        D Flip-Flop with Asynchronous Reset
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#d-flip-flop-with-synchronous-reset" class="md-nav__link">
    <span class="md-ellipsis">
      
        D Flip-Flop with Synchronous Reset
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="D Flip-Flop with Synchronous Reset">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#diagram-vhdl-flip-flop-patterns" class="md-nav__link">
    <span class="md-ellipsis">
      
        Diagram: VHDL Flip-Flop Patterns
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1214-registers-in-vhdl" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.14 Registers in VHDL
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.14 Registers in VHDL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#parallel-load-register" class="md-nav__link">
    <span class="md-ellipsis">
      
        Parallel Load Register
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#shift-register" class="md-nav__link">
    <span class="md-ellipsis">
      
        Shift Register
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1215-counters-in-vhdl" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.15 Counters in VHDL
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.15 Counters in VHDL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4-bit-up-counter" class="md-nav__link">
    <span class="md-ellipsis">
      
        4-Bit Up Counter
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#bcd-counter-modulo-10" class="md-nav__link">
    <span class="md-ellipsis">
      
        BCD Counter (Modulo-10)
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1216-finite-state-machines-in-vhdl" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.16 Finite State Machines in VHDL
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.16 Finite State Machines in VHDL">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#fsm-template-two-process-style" class="md-nav__link">
    <span class="md-ellipsis">
      
        FSM Template (Two-Process Style)
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="FSM Template (Two-Process Style)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#diagram-fsm-vhdl-code-to-state-diagram-mapper" class="md-nav__link">
    <span class="md-ellipsis">
      
        Diagram: FSM VHDL Code-to-State Diagram Mapper
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#moore-vs-mealy-in-vhdl" class="md-nav__link">
    <span class="md-ellipsis">
      
        Moore vs Mealy in VHDL
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1217-testbench-fundamentals" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.17 Testbench Fundamentals
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.17 Testbench Fundamentals">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#testbench-structure" class="md-nav__link">
    <span class="md-ellipsis">
      
        Testbench Structure
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#clock-generation-in-testbenches" class="md-nav__link">
    <span class="md-ellipsis">
      
        Clock Generation in Testbenches
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1218-synthesis-vs-simulation" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.18 Synthesis vs Simulation
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="12.18 Synthesis vs Simulation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#diagram-vhdl-code-to-hardware-inference" class="md-nav__link">
    <span class="md-ellipsis">
      
        Diagram: VHDL Code to Hardware Inference
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1219-complete-design-example-traffic-light-controller" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.19 Complete Design Example: Traffic Light Controller
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#1220-key-takeaways" class="md-nav__link">
    <span class="md-ellipsis">
      
        12.20 Key Takeaways
      
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#interactive-walkthrough" class="md-nav__link">
    <span class="md-ellipsis">
      
        Interactive Walkthrough
      
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit12-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_13" >
        
          
          <label class="md-nav__link" for="__nav_6_13" id="__nav_6_13_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 13 - System Integration
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_13_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_13">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 13 - System Integration
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit13-system-integration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit13-system-integration/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit13-system-integration/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit13-system-integration/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../unit13-system-integration/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../videos/unit13-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7" >
        
          
          <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    MicroSims
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7">
            <span class="md-nav__icon md-icon"></span>
            
  
    MicroSims
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Overview
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/course-structure-tree/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Structure Tree
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_3" >
        
          
          <label class="md-nav__link" for="__nav_7_3" id="__nav_7_3_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 1 - Number Systems
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_3">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 1 - Number Systems
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/base-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Base Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/analog-vs-digital-signals/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Analog vs Digital Signals
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/positional-notation-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Positional Notation Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/binary-arithmetic-practice/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Binary Arithmetic Practice
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/signed-number-comparison/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Signed Number Comparison
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/overflow-detection-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Overflow Detection Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/number-systems-concept-map/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Number Systems Concept Map
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/base-conversion-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Base Conversion Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_4" >
        
          
          <label class="md-nav__link" for="__nav_7_4" id="__nav_7_4_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 2 - Boolean Algebra
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_4">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 2 - Boolean Algebra
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/and-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    AND Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/or-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    OR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/not-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NOT Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/buffer-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Buffer Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/tri-state-buffer-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Tri-State Buffer Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/nand-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NAND Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/nor-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NOR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/xor-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    XOR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/xnor-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    XNOR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/logic-gate-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Logic Gate Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/boolean-operations-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Operations Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/truth-table-generator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Truth Table Generator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/boolean-laws-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Laws Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/demorgans-theorem-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    De Morgan's Theorem Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/boolean-simplification-tutor/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Simplification Tutor
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/3-input-and-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input AND Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/3-input-or-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input OR Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/3-input-nand-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input NAND Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/3-input-nor-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input NOR Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/3-input-xor-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input XOR Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/gate-cascade-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Gate Cascade Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/circuit-analysis-synthesis/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Circuit Analysis & Synthesis
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/boolean-proof-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Proof Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_5" >
        
          
          <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 3 - Applications
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_5">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 3 - Applications
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/binary-adder-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Binary Adder Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/design-flow-visualization/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Design Flow Visualization
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/word-problem-translator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Word Problem Translator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/adder-subtractor-builder/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Adder-Subtractor Builder
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/parity-circuit-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Parity Circuit Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/code-converter-demo/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Code Converter Demo
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/seven-segment-decoder/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Seven Segment Decoder
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/dont-care-optimizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Don't Care Optimizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/full-adder-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Full Adder Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_6" >
        
          
          <label class="md-nav__link" for="__nav_7_6" id="__nav_7_6_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 4 - Minterms & Maxterms
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_6">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 4 - Minterms & Maxterms
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/minterm-maxterm-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Minterm/Maxterm Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/minterm-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Minterm Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/sop-pos-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    SOP-POS Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/shannon-expansion-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Shannon Expansion Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/minterm-expansion-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Minterm Expansion Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_7" >
        
          
          <label class="md-nav__link" for="__nav_7_7" id="__nav_7_7_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 5 - Karnaugh Maps
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_7">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 5 - Karnaugh Maps
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/kmap-solver/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map Solver
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/kmap-3var-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map 3-Variable Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/prime-implicant-finder/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Prime Implicant Finder
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/kmap-dont-cares/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map with Don't Cares
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/kmap-practice-challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map Practice Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/kmap-simplification-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map Simplification Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_8" >
        
          
          <label class="md-nav__link" for="__nav_7_8" id="__nav_7_8_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 6 - Quine-McCluskey
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_8">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 6 - Quine-McCluskey
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/qm-grouping-visualization/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Grouping Visualization
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/qm-combination-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Combination Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/pi-chart-interactive/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PI Chart Interactive
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/qm-complexity-chart/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Complexity Chart
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/qm-complete-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Complete Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/qm-method-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Method Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_9" >
        
          
          <label class="md-nav__link" for="__nav_7_9" id="__nav_7_9_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 7 - Multi-Level Gates
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_9_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_9">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 7 - Multi-Level Gates
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/universal-gate-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Universal Gate Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/bubble-pushing-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Bubble Pushing Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/nand-nor-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NAND-NOR Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/multi-level-analyzer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Multi-Level Analyzer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/nand-conversion-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NAND Conversion Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_10" >
        
          
          <label class="md-nav__link" for="__nav_7_10" id="__nav_7_10_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 8 - Combinational Modules
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_10">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 8 - Combinational Modules
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/mux-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    MUX Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/decoder-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Decoder Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/priority-encoder-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Priority Encoder Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/binary-gray-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Binary-Gray Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/magnitude-comparator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Magnitude Comparator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/mux-function-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    MUX Function Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_11" >
        
          
          <label class="md-nav__link" for="__nav_7_11" id="__nav_7_11_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 9 - Sequential Fundamentals
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_11_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_11">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 9 - Sequential Fundamentals
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/sr-latch-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    SR Latch Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/d-flipflop-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    D Flip-Flop Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/jk-flipflop-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    JK Flip-Flop Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/timing-diagram-analyzer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Timing Diagram Analyzer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/flipflop-timing-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Flip-Flop Timing Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_12" >
        
          
          <label class="md-nav__link" for="__nav_7_12" id="__nav_7_12_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 10 - Sequential Design
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_12_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_12">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 10 - Sequential Design
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/shift-register-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Shift Register Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/counter-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Counter Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/fsm-designer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FSM Designer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/sequence-detector-demo/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Sequence Detector Demo
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/shift-register-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Shift Register Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_13" >
        
          
          <label class="md-nav__link" for="__nav_7_13" id="__nav_7_13_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 11 - Programmable Logic
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_13_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_13">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 11 - Programmable Logic
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/programmable-connections/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Programmable Connections
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/rom-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    ROM Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/pla-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLA Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/pla-vs-pal/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLA vs PAL Comparison
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/cpld-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    CPLD Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/lut-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    LUT Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/clb-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    CLB Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/fpga-config-flow/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FPGA Configuration Flow
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/fpga-design-flow/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FPGA Design Flow
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/pld-selection-tree/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLD Selection Tree
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/pla-programming-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLA Programming Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_14" >
        
          
          <label class="md-nav__link" for="__nav_7_14" id="__nav_7_14_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 12 - VHDL
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_14_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_14">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 12 - VHDL
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/entity-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Entity-Architecture Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/vhdl-modeling-styles/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL Modeling Styles
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/vhdl-flipflop-patterns/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL Flip-Flop Patterns
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/vhdl-fsm-mapper/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL FSM Mapper
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/vhdl-synthesis-inference/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL Synthesis Inference
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/vhdl-fsm-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL FSM Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_15" >
        
          
          <label class="md-nav__link" for="__nav_7_15" id="__nav_7_15_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 13 - System Integration
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_15_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_15">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 13 - System Integration
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/top-down-design-flow/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Top-Down Design Flow
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/datapath-controller/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Datapath-Controller Interaction
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/timing-analysis-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Timing Analysis Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/digital-lock-system/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Digital Lock System
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/uart-transmitter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    UART Transmitter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/uart-transceiver/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    UART Transceiver
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/course-integration-map/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Integration Map
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/datapath-controller-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Datapath-Controller Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/vending-machine-fsm/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Vending Machine FSM
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../sims/hierarchical-alu-design/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Hierarchical ALU Design
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_8" >
        
          
          <label class="md-nav__link" for="__nav_8" id="__nav_8_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Learning Graph
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_8">
            <span class="md-nav__icon md-icon"></span>
            
  
    Learning Graph
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Overview
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/concept-list/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Concept List
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/concept-taxonomy/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Concept Taxonomy
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/taxonomy-distribution/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Taxonomy Distribution
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/quality-metrics/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quality Metrics
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/book-metrics/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Book Metrics
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/chapter-metrics/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Chapter Metrics
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/course-description-assessment/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Description Assessment
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/glossary-quality-report/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Glossary Quality Report
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/quiz-generation-report/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz Generation Report
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../learning-graph/faq-quality-report/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FAQ Quality Report
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              
              <article class="md-content__inner md-typeset">
                
                  



<div class="unit1-styled">
<h1 id="unit-12-introduction-to-vhdl">Unit 12: Introduction to VHDL</h1>
<details class="video-overview">
<summary><strong>Unit Overview</strong> (click to expand)</summary>

Welcome to Unit 12, where you will learn VHDL  the hardware description language that bridges the gap between a design on paper and a working circuit on an FPGA. If you have programmed in software before, VHDL will feel both familiar and strange, because it describes hardware that operates in parallel, not software that runs step by step.

Every VHDL design begins with two essential pieces. The entity declaration defines the interface  the ports that connect your component to the outside world. The architecture body describes what the component actually does internally.

One of the most important concepts in VHDL is the distinction between concurrent and sequential statements. Concurrent statements all execute simultaneously, modeling the parallel nature of real hardware. Sequential statements appear inside process blocks and execute in order. A process is triggered whenever a signal in its sensitivity list changes.

VHDL supports three modeling styles: structural (connecting components like a schematic), dataflow (concurrent signal assignments), and behavioral (processes with if-then-else and case statements). Implementing finite state machines in VHDL is a particularly important skill  you define states using an enumerated type and use a case statement for transitions.

Finally, testbenches let you generate stimulus for your design and verify correct behavior in simulation before committing to hardware.

**Key Takeaways**

1. Every VHDL design consists of an entity declaration that defines the interface and an architecture body that describes the behavior, using the std_logic type to represent real-world signal conditions.
2. Concurrent statements model parallel hardware while sequential statements inside process blocks model step-by-step behavior  understanding this distinction is essential for writing correct VHDL.
3. Testbenches allow you to verify designs in simulation before synthesis, and modeling finite state machines in VHDL connects directly to the FSM design techniques from earlier units.

</details>
<h2 id="summary">Summary</h2>
<p>This unit introduces VHDL (VHSIC Hardware Description Language) as a formal method for describing, simulating, and synthesizing digital circuits. Rather than drawing schematics, designers write VHDL code that precisely specifies circuit behavior and structure, enabling automated synthesis into real hardware. Students will learn the fundamental elements of VHDLentities, architectures, signals, data types, and concurrent/sequential statementsand apply them to implement the combinational and sequential circuits studied in Units 1 through 10. The unit emphasizes the critical distinction between hardware description (where all statements execute concurrently) and software programming (where statements execute sequentially), helping students develop the mindset needed for effective hardware design.</p>
<h2 id="concepts-covered">Concepts Covered</h2>
<ol>
<li>Why Hardware Description Languages</li>
<li>VHDL History and Standards</li>
<li>VHDL Design Units</li>
<li>Entity Declaration</li>
<li>Architecture Body</li>
<li>Ports and Port Modes</li>
<li>VHDL Data Types</li>
<li>std_logic and std_logic_vector</li>
<li>Signal Declaration and Assignment</li>
<li>Concurrent Signal Assignment</li>
<li>Conditional Signal Assignment (when-else)</li>
<li>Selected Signal Assignment (with-select)</li>
<li>Component Instantiation</li>
<li>Structural Modeling</li>
<li>Behavioral Modeling</li>
<li>Dataflow Modeling</li>
<li>Process Statement</li>
<li>Sensitivity List</li>
<li>Sequential Statements in Processes</li>
<li>if-then-else Statement</li>
<li>case Statement</li>
<li>Combinational Logic in VHDL</li>
<li>Sequential Logic in VHDL</li>
<li>D Flip-Flop in VHDL</li>
<li>Registers in VHDL</li>
<li>Counters in VHDL</li>
<li>Finite State Machines in VHDL</li>
<li>Testbench Fundamentals</li>
<li>Simulation and Waveform Analysis</li>
<li>Synthesis vs Simulation</li>
</ol>
<h2 id="prerequisites">Prerequisites</h2>
<p>Before studying this unit, students should be familiar with:</p>
<ul>
<li>Boolean algebra and logic gates (Unit 2)</li>
<li>Combinational circuit design (Units 3-8)</li>
<li>Sequential circuit design including flip-flops, registers, counters, FSMs (Units 9-10)</li>
<li>Programmable logic device concepts, especially FPGAs (Unit 11)</li>
</ul>
<hr />
<h2 id="121-why-hardware-description-languages">12.1 Why Hardware Description Languages</h2>
<p>Throughout Units 1-10, digital circuits were designed using truth tables, Boolean equations, K-maps, and hand-drawn logic diagrams. This approach works well for small circuitsa 4-bit adder, a simple state machinebut becomes impractical for modern digital systems containing millions of gates.</p>
<p><strong>Hardware Description Languages (HDLs)</strong> solve this scalability problem by describing circuits in a textual format that can be:</p>
<ul>
<li><strong>Simulated</strong> to verify correct behavior before building hardware</li>
<li><strong>Synthesized</strong> automatically into gate-level netlists by software tools</li>
<li><strong>Documented</strong> precisely in a machine-readable format</li>
<li><strong>Reused</strong> across projects through component libraries</li>
<li><strong>Version-controlled</strong> using standard software engineering tools</li>
</ul>
<p>HDL-based design does not replace the understanding of Boolean algebra, minimization, and circuit architectureit builds on it. The synthesis tools that convert HDL to hardware perform the same Boolean optimizations studied in Units 5-6, the same technology mapping discussed in Unit 11. A designer who understands what the tools do can write better HDL code and interpret synthesis results more effectively.</p>
<table>
<thead>
<tr>
<th>Design Method</th>
<th>Scale</th>
<th>Verification</th>
<th>Modification</th>
<th>Team Collaboration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hand-drawn schematics</td>
<td>Small (&lt; 100 gates)</td>
<td>Manual inspection</td>
<td>Redraw</td>
<td>Difficult</td>
</tr>
<tr>
<td>Boolean equations</td>
<td>Small-medium</td>
<td>Manual proof</td>
<td>Rederive</td>
<td>Moderate</td>
</tr>
<tr>
<td>HDL (VHDL/Verilog)</td>
<td>Any scale</td>
<td>Automated simulation</td>
<td>Edit text</td>
<td>Standard tools</td>
</tr>
</tbody>
</table>
<div class="admonition info">
<p class="admonition-title">The Two Dominant HDLs</p>
<p><strong>VHDL</strong> and <strong>Verilog</strong> are the two industry-standard HDLs. This course uses VHDL because its strong type system catches errors earlyvaluable for students learning hardware design. The concepts transfer directly to Verilog, which uses different syntax but the same underlying hardware modeling principles.</p>
</div>
<hr />
<h2 id="122-vhdl-history-and-standards">12.2 VHDL History and Standards</h2>
<p>VHDL originated from the U.S. Department of Defense's <strong>Very High Speed Integrated Circuit (VHSIC)</strong> program in the 1980s. The DoD needed a standardized language to document the behavior of complex integrated circuits supplied by different vendors.</p>
<p>Key milestones:</p>
<ul>
<li><strong>1983-1985:</strong> Initial development by Intermetrics, IBM, and Texas Instruments</li>
<li><strong>1987:</strong> IEEE Standard 1076-1987 (VHDL-87)first official standard</li>
<li><strong>1993:</strong> IEEE 1076-1993 (VHDL-93)major revision adding file I/O, shared variables, and syntax improvements</li>
<li><strong>2000:</strong> IEEE 1076-2000minor update</li>
<li><strong>2008:</strong> IEEE 1076-2008 (VHDL-2008)significant additions including simplified sensitivity lists, conditional expressions, and enhanced generics</li>
</ul>
<p>Most educational and industrial VHDL code targets the 1993 or 2008 standard. This textbook uses features common to both.</p>
<hr />
<h2 id="123-vhdl-design-units">12.3 VHDL Design Units</h2>
<p>A VHDL design is organized into <strong>design units</strong>self-contained blocks that can be compiled independently. The two most important design units are:</p>
<ol>
<li><strong>Entity:</strong> Declares the <strong>interface</strong> of a circuit componentits name, input ports, and output ports. Think of it as the "outside view" or the symbol on a schematic.</li>
<li><strong>Architecture:</strong> Defines the <strong>implementation</strong> of a circuitwhat the component actually does. Think of it as the "inside view" or the circuit behind the symbol.</li>
</ol>
<p>Every VHDL component requires exactly one entity and at least one architecture. A single entity can have multiple architectures (different implementations of the same interface), though synthesis typically uses only one.</p>
<p>Additional design units include:</p>
<ul>
<li><strong>Package:</strong> A collection of reusable declarations (types, constants, functions) that can be shared across designs</li>
<li><strong>Configuration:</strong> Specifies which architecture to use for each entity in a hierarchy (primarily used in simulation)</li>
</ul>
<hr />
<h2 id="124-entity-declaration">12.4 Entity Declaration</h2>
<p>The <strong>entity declaration</strong> defines the external interface of a circuit component. It specifies:</p>
<ul>
<li>The component name</li>
<li>The input and output <strong>ports</strong> with their data types</li>
<li>Optional <strong>generic</strong> parameters for configurable designs</li>
</ul>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">entity</span><span class="w"> </span><span class="nc">entity_name</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">port_name</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">mode</span><span class="w"> </span><span class="n">data_type</span><span class="p">;</span>
<span class="w">        </span><span class="n">port_name</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">mode</span><span class="w"> </span><span class="n">data_type</span><span class="p">;</span>
<span class="w">        </span><span class="p">...</span>
<span class="w">        </span><span class="n">port_name</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">mode</span><span class="w"> </span><span class="n">data_type</span><span class="w">  </span><span class="c1">-- no semicolon on last port</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">entity_name</span><span class="p">;</span>
</code></pre></div>
<p><strong>Example2-input AND gate:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">entity</span><span class="w"> </span><span class="nc">and2</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">a</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">and2</span><span class="p">;</span>
</code></pre></div>
<p><strong>Example4-bit adder:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">entity</span><span class="w"> </span><span class="nc">adder4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">a</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">b</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">cin</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">sum</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">cout</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">adder4</span><span class="p">;</span>
</code></pre></div>
<h3 id="port-modes">Port Modes</h3>
<p>Each port has a <strong>mode</strong> that specifies the direction of data flow:</p>
<table>
<thead>
<tr>
<th>Mode</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>in</code></td>
<td>Input only</td>
<td>Signal can be read inside the architecture but not written</td>
</tr>
<tr>
<td><code>out</code></td>
<td>Output only</td>
<td>Signal can be written inside the architecture but not read</td>
</tr>
<tr>
<td><code>inout</code></td>
<td>Bidirectional</td>
<td>Signal can be both read and written (used for tri-state buses)</td>
</tr>
<tr>
<td><code>buffer</code></td>
<td>Output with feedback</td>
<td>Like <code>out</code> but can also be read internally (rarely used; prefer internal signals)</td>
</tr>
</tbody>
</table>
<hr />
<h2 id="125-architecture-body">12.5 Architecture Body</h2>
<p>The <strong>architecture</strong> defines what the circuit doesthe actual logic. It is associated with a specific entity and contains:</p>
<ol>
<li><strong>Declarative region</strong> (between <code>is</code> and <code>begin</code>): Declares internal signals, constants, and component declarations</li>
<li><strong>Statement region</strong> (between <code>begin</code> and <code>end</code>): Contains concurrent statements that describe the circuit behavior</li>
</ol>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">arch_name</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">entity_name</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="c1">-- Signal declarations, constants, component declarations</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">internal_sig</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="c1">-- Concurrent statements</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">arch_name</span><span class="p">;</span>
</code></pre></div>
<p><strong>ExampleAND gate architecture:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">and2</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="p">;</span>
</code></pre></div>
<p>The statement <code>y &lt;= a and b;</code> is a <strong>concurrent signal assignment</strong>. The symbol <code>&lt;=</code> is the signal assignment operator (read as "gets" or "is driven by"). This is <strong>not</strong> sequential assignment like in softwareit describes a continuous hardware connection.</p>
<h4 id="diagram-entity-architecture-relationship">Diagram: Entity-Architecture Relationship</h4>
<iframe height="1040px" scrolling="no" src="../sims/entity-architecture/main.html" style="border:none; border-radius:8px; overflow:hidden;" width="100%"></iframe>
<details>
<summary>Entity-Architecture Relationship</summary>
<p>Type: infographic</p>
<p>Bloom Level: Understand (L2)
Bloom Verb: Explain, interpret</p>
<p>Learning Objective: Explain the relationship between VHDL entity declarations (external interface) and architecture bodies (internal implementation) by mapping them to the familiar concept of a circuit symbol (outside view) and its internal schematic (inside view).</p>
<p>Layout: Two-panel visualization</p>
<p>Left panel - "Entity (Outside View)":
- Show a black-box rectangle representing a component
- Input ports shown as arrows entering the left side with labels and types
- Output ports shown as arrows leaving the right side with labels and types
- Entity name displayed at the top of the box
- VHDL entity code displayed below the diagram</p>
<p>Right panel - "Architecture (Inside View)":
- Show the same rectangle but transparent, revealing internal logic gates
- Internal signals shown as wires connecting gates
- Signal declarations shown as labels on internal wires
- VHDL architecture code displayed below the diagram</p>
<p>Interactive elements:
- Click on a port in the entity view to highlight the corresponding signal in the architecture view
- Toggle between three example circuits: AND gate (simple), 4-bit adder (medium), counter (sequential)
- Hover over VHDL keywords for tooltip definitions</p>
<p>Color scheme: Entity border in blue, ports in green (input) and orange (output), internal logic in gray
Canvas size: 800x450px, responsive</p>
<p>Implementation: HTML/CSS/JavaScript</p>
</details>
<hr />
<h2 id="126-vhdl-data-types">12.6 VHDL Data Types</h2>
<p>VHDL is a <strong>strongly typed</strong> languageevery signal, variable, and port must have a declared type, and operations between incompatible types produce compile-time errors. This strictness catches wiring errors that would only appear during simulation (or worse, in hardware) with a less rigorous language.</p>
<h3 id="built-in-types">Built-in Types</h3>
<table>
<thead>
<tr>
<th>Type</th>
<th>Values</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>bit</code></td>
<td>'0', '1'</td>
<td>Simple binary signals (rarely used in practice)</td>
</tr>
<tr>
<td><code>boolean</code></td>
<td>TRUE, FALSE</td>
<td>Conditions and control flow</td>
</tr>
<tr>
<td><code>integer</code></td>
<td><span class="arithmatex">\(-2^{31}\)</span> to <span class="arithmatex">\(2^{31}-1\)</span></td>
<td>Counters, indices, arithmetic (not directly synthesizable without range)</td>
</tr>
<tr>
<td><code>natural</code></td>
<td>0 to <span class="arithmatex">\(2^{31}-1\)</span></td>
<td>Non-negative integers</td>
</tr>
<tr>
<td><code>positive</code></td>
<td>1 to <span class="arithmatex">\(2^{31}-1\)</span></td>
<td>Positive integers</td>
</tr>
</tbody>
</table>
<h3 id="ieee-std_logic-type">IEEE std_logic Type</h3>
<p>The most important data type for digital design is <strong><code>std_logic</code></strong> from the IEEE 1164 standard library. Unlike the simple <code>bit</code> type (only '0' and '1'), <code>std_logic</code> supports nine values that model real-world signal conditions:</p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>'0'</td>
<td>Forced logic 0 (strong driver)</td>
</tr>
<tr>
<td>'1'</td>
<td>Forced logic 1 (strong driver)</td>
</tr>
<tr>
<td>'Z'</td>
<td>High impedance (tri-state)</td>
</tr>
<tr>
<td>'X'</td>
<td>Unknown (conflicttwo drivers fighting)</td>
</tr>
<tr>
<td>'U'</td>
<td>Uninitialized (signal has never been assigned)</td>
</tr>
<tr>
<td>'W'</td>
<td>Weak unknown</td>
</tr>
<tr>
<td>'L'</td>
<td>Weak logic 0 (pull-down)</td>
</tr>
<tr>
<td>'H'</td>
<td>Weak logic 1 (pull-up)</td>
</tr>
<tr>
<td>'-'</td>
<td>Don't care (used in synthesis)</td>
</tr>
</tbody>
</table>
<p>For synthesis, only '0', '1', 'Z', and '-' are meaningful. The other values appear during simulation to help diagnose design problemsseeing 'U' in a waveform indicates a signal that was never driven, while 'X' indicates a bus conflict.</p>
<h3 id="std_logic_vector">std_logic_vector</h3>
<p>The <strong><code>std_logic_vector</code></strong> type represents a bus (group of related signals) as an array of <code>std_logic</code> values:</p>
<div class="highlight"><pre><span></span><code><span class="k">signal</span><span class="w"> </span><span class="n">data_bus</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w">  </span><span class="c1">-- 8-bit bus, MSB = bit 7</span>
<span class="k">signal</span><span class="w"> </span><span class="n">address</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w">  </span><span class="c1">-- 4-bit address</span>
</code></pre></div>
<p>The <code>downto</code> convention places the most significant bit at the highest index, matching standard digital design notation. The <code>to</code> convention (e.g., <code>0 to 7</code>) places the MSB at index 0 and is less common.</p>
<div class="admonition warning">
<p class="admonition-title">std_logic_vector Is Not a Number</p>
<p>A <code>std_logic_vector</code> is just an array of bitsVHDL does not inherently treat it as an unsigned or signed integer. To perform arithmetic operations, use <code>unsigned</code> or <code>signed</code> types from the <code>ieee.numeric_std</code> library, or convert explicitly.</p>
</div>
<hr />
<h2 id="127-signal-declaration-and-assignment">12.7 Signal Declaration and Assignment</h2>
<p><strong>Signals</strong> in VHDL model physical wires in hardware. They are declared in the architecture's declarative region and assigned values in the statement region.</p>
<p><strong>Declaration:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">temp</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">count</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">enable</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w">  </span><span class="c1">-- initial value (simulation only)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="p">...</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p><strong>Concurrent signal assignment:</strong></p>
<div class="highlight"><pre><span></span><code><span class="n">temp</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;1010&quot;</span><span class="p">;</span><span class="w">      </span><span class="c1">-- binary literal</span>
<span class="n">enable</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w">        </span><span class="c1">-- single bit</span>
</code></pre></div>
<h3 id="key-rules-for-signals">Key Rules for Signals</h3>
<ul>
<li>A signal can be <strong>driven</strong> (assigned) by only <strong>one</strong> concurrent statement. Multiple drivers cause an 'X' (conflict) in simulation.</li>
<li>Signal assignments take effect after a <strong>delta delay</strong>not immediately. This models the propagation delay in real hardware.</li>
<li>All concurrent statements execute <strong>simultaneously</strong> (in parallel), not sequentially like software.</li>
</ul>
<p>This concurrency is the most important conceptual difference between HDL and software programming. The statement order in an architecture does not matterall concurrent statements are continuously active, just like physical wires that are always connected.</p>
<hr />
<h2 id="128-concurrent-signal-assignments">12.8 Concurrent Signal Assignments</h2>
<p>Concurrent statements exist in the architecture body (outside of any process) and model combinational logic through continuous assignments.</p>
<h3 id="simple-concurrent-assignment">Simple Concurrent Assignment</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- These three statements execute simultaneously, not sequentially</span>
<span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="n">z</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="n">w</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">e</span><span class="p">;</span>
</code></pre></div>
<h3 id="conditional-signal-assignment-when-else">Conditional Signal Assignment (when-else)</h3>
<p>The <code>when-else</code> construct implements priority-encoded multiplexing, similar to a chain of if-then-else logic:</p>
<div class="highlight"><pre><span></span><code><span class="c1">-- 4:1 multiplexer using when-else</span>
<span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="k">else</span>
<span class="w">     </span><span class="n">d1</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="k">else</span>
<span class="w">     </span><span class="n">d2</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="k">else</span>
<span class="w">     </span><span class="n">d3</span><span class="p">;</span>
</code></pre></div>
<p>This synthesizes to a multiplexer where the first matching condition has priority. It directly implements the MUX concepts from Unit 8.</p>
<h3 id="selected-signal-assignment-with-select">Selected Signal Assignment (with-select)</h3>
<p>The <code>with-select</code> construct implements a parallel selection, similar to a case/switch:</p>
<div class="highlight"><pre><span></span><code><span class="c1">-- 4:1 multiplexer using with-select</span>
<span class="k">with</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">select</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="p">,</span>
<span class="w">         </span><span class="n">d1</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="p">,</span>
<span class="w">         </span><span class="n">d2</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="p">,</span>
<span class="w">         </span><span class="n">d3</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="p">;</span>
</code></pre></div>
<p>The <code>when others</code> clause is required to cover all possible values of <code>sel</code> (since <code>std_logic_vector</code> has 9 possible values per bit, not just 0 and 1).</p>
<table>
<thead>
<tr>
<th>Construct</th>
<th>Equivalent Hardware</th>
<th>Priority</th>
<th>Use When</th>
</tr>
</thead>
<tbody>
<tr>
<td>Simple assignment</td>
<td>Wire/gate</td>
<td>N/A</td>
<td>Direct Boolean equations</td>
</tr>
<tr>
<td><code>when-else</code></td>
<td>Priority MUX chain</td>
<td>Yes (first match wins)</td>
<td>Priority-encoded selections</td>
</tr>
<tr>
<td><code>with-select</code></td>
<td>Parallel MUX</td>
<td>No (mutually exclusive)</td>
<td>Equal-priority selections</td>
</tr>
</tbody>
</table>
<hr />
<h2 id="129-modeling-styles">12.9 Modeling Styles</h2>
<p>VHDL supports three modeling styles for describing circuit behavior. Understanding when to use each style is essential for writing clear, synthesizable code.</p>
<h3 id="dataflow-modeling">Dataflow Modeling</h3>
<p>Dataflow modeling uses concurrent signal assignments to describe how data flows through combinational logic. It maps directly to Boolean equations:</p>
<div class="highlight"><pre><span></span><code><span class="c1">-- Full adder: dataflow style</span>
<span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">full_adder</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">sum</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="w">    </span><span class="n">cout</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">cin</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">b</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">cin</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="p">;</span>
</code></pre></div>
<p>This is the most natural style for simple combinational circuits and directly mirrors the Boolean equations from Unit 3.</p>
<h3 id="structural-modeling">Structural Modeling</h3>
<p>Structural modeling describes a circuit as an interconnection of componentsessentially a textual netlist:</p>
<div class="highlight"><pre><span></span><code><span class="c1">-- Full adder: structural style using two half adders and an OR gate</span>
<span class="k">architecture</span><span class="w"> </span><span class="nc">structural</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">full_adder</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">component</span><span class="w"> </span><span class="nc">half_adder</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">port</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">carry</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">component</span><span class="p">;</span>
<span class="w">    </span><span class="k">component</span><span class="w"> </span><span class="nc">or2</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">port</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">component</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">s1</span><span class="p">,</span><span class="w"> </span><span class="n">c1</span><span class="p">,</span><span class="w"> </span><span class="n">c2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">HA1</span><span class="o">:</span><span class="w"> </span><span class="n">half_adder</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">s1</span><span class="p">,</span><span class="w"> </span><span class="n">carry</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">c1</span><span class="p">);</span>
<span class="w">    </span><span class="n">HA2</span><span class="o">:</span><span class="w"> </span><span class="n">half_adder</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">s1</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">cin</span><span class="p">,</span><span class="w"> </span><span class="n">sum</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">carry</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">c2</span><span class="p">);</span>
<span class="w">    </span><span class="n">OR1</span><span class="o">:</span><span class="w"> </span><span class="n">or2</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">c1</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">c2</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">cout</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">structural</span><span class="p">;</span>
</code></pre></div>
<p>Structural modeling creates a hierarchya top-level design instantiates sub-components, which may instantiate their own sub-components. This is how large systems are organized.</p>
<h3 id="behavioral-modeling">Behavioral Modeling</h3>
<p>Behavioral modeling uses <strong>process</strong> statements with sequential logic (if-then-else, case, loops) to describe circuit behavior algorithmically:</p>
<div class="highlight"><pre><span></span><code><span class="c1">-- 4:1 MUX: behavioral style</span>
<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">mux4</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">sel</span><span class="p">,</span><span class="w"> </span><span class="n">d0</span><span class="p">,</span><span class="w"> </span><span class="n">d1</span><span class="p">,</span><span class="w"> </span><span class="n">d2</span><span class="p">,</span><span class="w"> </span><span class="n">d3</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d1</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d2</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d3</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;X&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<h4 id="diagram-vhdl-modeling-styles-comparison">Diagram: VHDL Modeling Styles Comparison</h4>
<iframe height="910px" scrolling="no" src="../sims/vhdl-modeling-styles/main.html" style="border:none; border-radius:8px; overflow:hidden;" width="100%"></iframe>
<details>
<summary>VHDL Modeling Styles Comparison</summary>
<p>Type: infographic</p>
<p>Bloom Level: Analyze (L4)
Bloom Verb: Compare, classify</p>
<p>Learning Objective: Compare the three VHDL modeling styles (dataflow, structural, behavioral) by examining the same circuit (full adder) described in each style, and classify when each style is most appropriate.</p>
<p>Layout: Three-column comparison with a shared circuit diagram at top</p>
<p>Top section:
- Circuit diagram of a full adder (from Unit 3) with inputs a, b, cin and outputs sum, cout</p>
<p>Three columns:
Column 1 - "Dataflow":
- VHDL code showing concurrent signal assignments
- Callout boxes linking each assignment to the corresponding gate in the circuit
- Label: "Best for: Simple combinational logic, Boolean equations"</p>
<p>Column 2 - "Structural":
- VHDL code showing component instantiation
- Callout boxes linking each component to a block in the circuit
- Label: "Best for: Hierarchical designs, reusing components"</p>
<p>Column 3 - "Behavioral":
- VHDL code showing process with case statement
- Callout boxes linking to the overall input-output behavior
- Label: "Best for: Complex logic, sequential circuits, state machines"</p>
<p>Interactive elements:
- Click on any VHDL keyword to see tooltip definition
- Hover over code lines to highlight corresponding hardware in the circuit diagram
- Toggle between full adder example and 4:1 MUX example</p>
<p>Color scheme: Dataflow in blue, structural in green, behavioral in purple
Canvas size: 800x500px, responsive</p>
<p>Implementation: HTML/CSS/JavaScript</p>
</details>
<hr />
<h2 id="1210-the-process-statement">12.10 The Process Statement</h2>
<p>The <strong>process</strong> statement is the bridge between VHDL's concurrent world and sequential programming logic. A process is a concurrent statement (it runs in parallel with other concurrent statements), but <strong>inside</strong> a process, statements execute <strong>sequentially</strong>just like a software function.</p>
<p><strong>Syntax:</strong></p>
<div class="highlight"><pre><span></span><code><span class="nc">process_label</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">sensitivity_list</span><span class="p">)</span>
<span class="w">    </span><span class="c1">-- Variable declarations (optional)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="c1">-- Sequential statements</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">process_label</span><span class="p">;</span>
</code></pre></div>
<h3 id="the-sensitivity-list">The Sensitivity List</h3>
<p>The <strong>sensitivity list</strong> specifies which signals cause the process to <strong>re-evaluate</strong> (wake up). When any signal in the sensitivity list changes, the process executes all its sequential statements from top to bottom, then suspends until the next change.</p>
<p><strong>Rules for combinational logic:</strong></p>
<ul>
<li>The sensitivity list must include <strong>all</strong> signals that are read inside the process</li>
<li>Omitting a signal creates a <strong>latch</strong> (unintended memory)a common and dangerous mistake</li>
</ul>
<p><strong>Rules for sequential (clocked) logic:</strong></p>
<ul>
<li>The sensitivity list typically contains only the <strong>clock</strong> signal (and optionally an asynchronous reset)</li>
<li>The process responds only to clock edges, not to data changes</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="c1">-- Combinational process: sensitivity list includes ALL inputs</span>
<span class="nc">comb_proc</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">comb_proc</span><span class="p">;</span>

<span class="c1">-- Sequential process: sensitivity list includes only clock (and optional reset)</span>
<span class="nc">seq_proc</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">seq_proc</span><span class="p">;</span>
</code></pre></div>
<div class="admonition warning">
<p class="admonition-title">Incomplete Sensitivity Lists</p>
<p>If you read signal <code>a</code> inside a process but omit <code>a</code> from the sensitivity list, simulation will not re-evaluate when <code>a</code> changescreating a mismatch between simulation and synthesized hardware. Modern synthesis tools issue warnings about this, and VHDL-2008 offers <code>process(all)</code> to automatically include all read signals.</p>
</div>
<hr />
<h2 id="1211-sequential-statements-in-processes">12.11 Sequential Statements in Processes</h2>
<p>Inside a process, statements execute sequentially (top to bottom), enabling familiar programming constructs:</p>
<h3 id="if-then-else">if-then-else</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- Priority encoder</span>
<span class="k">process</span><span class="p">(</span><span class="n">request</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">request</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">grant</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="p">;</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">request</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">grant</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="p">;</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">request</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">grant</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="p">;</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">request</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">grant</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">grant</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>The <code>if-then-else</code> chain creates <strong>priority logic</strong>the first condition that is true wins. This directly implements the priority encoder from Unit 8.</p>
<h3 id="case-statement">case Statement</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- Decoder (no priority)</span>
<span class="k">process</span><span class="p">(</span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0001&quot;</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0010&quot;</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0100&quot;</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;1000&quot;</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0000&quot;</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>The <code>case</code> statement creates <strong>parallel selection</strong> logicall cases are evaluated simultaneously. The <code>when others</code> clause is required to cover the non-binary <code>std_logic</code> values.</p>
<p><strong>Choosing between if and case:</strong></p>
<table>
<thead>
<tr>
<th>Construct</th>
<th>Hardware</th>
<th>Use When</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>if-then-elsif</code></td>
<td>Priority MUX chain</td>
<td>Conditions have natural priority</td>
</tr>
<tr>
<td><code>case</code></td>
<td>Parallel MUX</td>
<td>All conditions are mutually exclusive</td>
</tr>
</tbody>
</table>
<hr />
<h2 id="1212-combinational-logic-in-vhdl">12.12 Combinational Logic in VHDL</h2>
<p>Any combinational circuit from Units 2-8 can be described in VHDL. The key rule: <strong>every output must be assigned a value for every possible input combination</strong>. Failing to do so creates an unintended <strong>latch</strong>.</p>
<h3 id="example-2-to-4-decoder">Example: 2-to-4 Decoder</h3>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">a</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">en</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">y</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">en</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0000&quot;</span><span class="p">;</span><span class="w">  </span><span class="c1">-- Default assignment prevents latches</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">case</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">is</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0001&quot;</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0010&quot;</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0100&quot;</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;1000&quot;</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0000&quot;</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p>The <strong>default assignment</strong> (<code>y &lt;= "0000"</code>) at the beginning of the process ensures that <code>y</code> has a value even when <code>en = '0'</code>. Without it, the synthesis tool would infer a latch to "remember" the last value of <code>y</code>almost always a bug.</p>
<h3 id="example-4-bit-magnitude-comparator">Example: 4-bit Magnitude Comparator</h3>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">comparator4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">a</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">b</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">a_gt_b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">a_eq_b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">a_lt_b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">comparator4</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">comparator4</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">a_gt_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">a_eq_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">a_lt_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">a</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">a_gt_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">a_eq_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">a_lt_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">            </span><span class="n">a_gt_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">a_eq_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">a_lt_b</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p>Note the use of <code>unsigned()</code> from the <code>ieee.numeric_std</code> library to treat the <code>std_logic_vector</code> as an unsigned number for comparison.</p>
<hr />
<h2 id="1213-sequential-logic-in-vhdl">12.13 Sequential Logic in VHDL</h2>
<p>Sequential circuits use the clock edge to determine when state changes occur. The fundamental pattern for all synchronous sequential logic in VHDL is:</p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="c1">-- State updates happen here</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>The <code>rising_edge(clk)</code> function returns TRUE only at the moment the clock transitions from '0' to '1'. This models the <strong>positive-edge-triggered flip-flop</strong> behavior from Unit 9.</p>
<h3 id="d-flip-flop">D Flip-Flop</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- Simple D flip-flop</span>
<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">dff</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<h3 id="d-flip-flop-with-asynchronous-reset">D Flip-Flop with Asynchronous Reset</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- D flip-flop with async reset</span>
<span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w">              </span><span class="c1">-- Async reset: immediate, regardless of clock</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span><span class="w">                </span><span class="c1">-- Normal operation: capture on clock edge</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>The asynchronous reset (<code>rst</code>) is included in the sensitivity list because it takes effect immediately, without waiting for a clock edge.</p>
<h3 id="d-flip-flop-with-synchronous-reset">D Flip-Flop with Synchronous Reset</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- D flip-flop with sync reset</span>
<span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w">          </span><span class="c1">-- Sync reset: only at clock edge</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>The synchronous reset is <strong>not</strong> in the sensitivity listit is evaluated only at the clock edge.</p>
<h4 id="diagram-vhdl-flip-flop-patterns">Diagram: VHDL Flip-Flop Patterns</h4>
<iframe height="570px" scrolling="no" src="../sims/vhdl-flipflop-patterns/main.html" style="border:none; border-radius:8px; overflow:hidden;" width="100%"></iframe>
<details>
<summary>VHDL Flip-Flop Patterns</summary>
<p>Type: microsim</p>
<p>Bloom Level: Apply (L3)
Bloom Verb: Implement, demonstrate</p>
<p>Learning Objective: Implement D flip-flop variants in VHDL by writing process statements with appropriate sensitivity lists and clock/reset patterns, then verify correct behavior through simulated waveforms.</p>
<p>Visual elements:
- Top section: VHDL code editor showing flip-flop process code (editable dropdown to select variant)
- Middle section: Circuit diagram showing the synthesized flip-flop with inputs/outputs
- Bottom section: Timing diagram showing clk, rst, d, and q waveforms</p>
<p>Interactive controls:
- Dropdown: Select variant (Basic DFF, DFF with Async Reset, DFF with Sync Reset, DFF with Enable)
- "Simulate" button: Runs 16 clock cycles with predefined input pattern
- Toggle switches for d, rst, en to manually set values
- "Clock Pulse" button to manually advance one clock cycle
- Waveform display showing signal history</p>
<p>Data Visibility Requirements:
Stage 1: Show VHDL code for selected variant
Stage 2: Show the circuit diagram it synthesizes to
Stage 3: Show clock edge detection moment in waveform
Stage 4: Show output change (or not) based on inputs at that edge</p>
<p>Instructional Rationale: Connecting VHDL code to both the synthesized circuit and the resulting waveforms helps students see how textual descriptions become physical hardware with specific timing behavior.</p>
<p>Color scheme: Clock in blue, reset in red, data in green, output in orange
Canvas size: 800x500px, responsive</p>
<p>Implementation: p5.js</p>
</details>
<hr />
<h2 id="1214-registers-in-vhdl">12.14 Registers in VHDL</h2>
<p>A <strong>register</strong> is a group of flip-flops sharing a common clock. In VHDL, registers are described using <code>std_logic_vector</code> signals within a clocked process:</p>
<h3 id="parallel-load-register">Parallel Load Register</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- 8-bit register with enable and async reset</span>
<span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">register8</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">en</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">d</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">q</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">register8</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">register8</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span><span class="w">    </span><span class="c1">-- Reset all bits to 0</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span><span class="w">              </span><span class="c1">-- Load new data only when enabled</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p>The expression <code>(others =&gt; '0')</code> is a VHDL <strong>aggregate</strong> that sets all bits of the vector to '0', regardless of vector lengtha convenient idiom.</p>
<h3 id="shift-register">Shift Register</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- 4-bit shift register with serial input</span>
<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">shift_reg4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">reg</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0000&quot;</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">sin</span><span class="p">;</span><span class="w">  </span><span class="c1">-- Shift left, insert serial input</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="w">    </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p>The <code>&amp;</code> operator is <strong>concatenation</strong>it joins <code>reg(2 downto 0)</code> (the lower 3 bits) with <code>sin</code> (the new serial input) to create the shifted result.</p>
<hr />
<h2 id="1215-counters-in-vhdl">12.15 Counters in VHDL</h2>
<p>Counters combine registers with incrementing logic. Using the <code>ieee.numeric_std</code> library, counter descriptions are clean and readable:</p>
<h3 id="4-bit-up-counter">4-Bit Up Counter</h3>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">counter4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">en</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">count</span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">counter4</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">counter4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">cnt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span><span class="w">      </span><span class="c1">-- Increment</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="w">    </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">cnt</span><span class="p">);</span><span class="w">  </span><span class="c1">-- Convert unsigned to std_logic_vector</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p>The internal signal uses <code>unsigned</code> for arithmetic, and the output converts back to <code>std_logic_vector</code> for the port interface.</p>
<h3 id="bcd-counter-modulo-10">BCD Counter (Modulo-10)</h3>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="n">cnt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">9</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span><span class="w">  </span><span class="c1">-- Wrap around at 9</span>
<span class="w">            </span><span class="k">else</span>
<span class="w">                </span><span class="n">cnt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cnt</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>This directly implements the BCD counter from Unit 10, with the wrap-around condition replacing the more complex gate-level reset logic.</p>
<hr />
<h2 id="1216-finite-state-machines-in-vhdl">12.16 Finite State Machines in VHDL</h2>
<p>Finite state machines (from Unit 10) have a well-established VHDL coding pattern using <strong>enumerated types</strong> for states and a <strong>two-process</strong> or <strong>three-process</strong> architecture.</p>
<h3 id="fsm-template-two-process-style">FSM Template (Two-Process Style)</h3>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">fsm_example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">input</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">output</span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">fsm_example</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">fsm_example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">type</span><span class="w"> </span><span class="n">state_type</span><span class="w"> </span><span class="k">is</span><span class="w"> </span><span class="p">(</span><span class="n">S0</span><span class="p">,</span><span class="w"> </span><span class="n">S1</span><span class="p">,</span><span class="w"> </span><span class="n">S2</span><span class="p">,</span><span class="w"> </span><span class="n">S3</span><span class="p">);</span><span class="w">  </span><span class="c1">-- Enumerated state type</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">current_state</span><span class="p">,</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">state_type</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="c1">-- Process 1: State register (sequential)</span>
<span class="w">    </span><span class="nc">state_reg</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">current_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">current_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next_state</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">state_reg</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Process 2: Next state and output logic (combinational)</span>
<span class="w">    </span><span class="nc">comb_logic</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">current_state</span><span class="p">,</span><span class="w"> </span><span class="n">input</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="c1">-- Default assignments</span>
<span class="w">        </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">current_state</span><span class="p">;</span>
<span class="w">        </span><span class="n">output</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>

<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="n">current_state</span><span class="w"> </span><span class="k">is</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S0</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">input</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S1</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S1</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="n">output</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">input</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S2</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S2</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">input</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S3</span><span class="p">;</span>
<span class="w">                </span><span class="k">else</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S3</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="n">output</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">                </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">comb_logic</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<h4 id="diagram-fsm-vhdl-code-to-state-diagram-mapper">Diagram: FSM VHDL Code-to-State Diagram Mapper</h4>
<iframe height="640px" scrolling="no" src="../sims/vhdl-fsm-mapper/main.html" style="border:none; border-radius:8px; overflow:hidden;" width="100%"></iframe>
<details>
<summary>FSM VHDL Code-to-State Diagram Mapper</summary>
<p>Type: microsim</p>
<p>Bloom Level: Analyze (L4)
Bloom Verb: Examine, deconstruct</p>
<p>Learning Objective: Analyze the correspondence between VHDL FSM code (state type declaration, state register process, and combinational next-state/output process) and the equivalent state diagram, tracing how each case branch maps to a state transition arc.</p>
<p>Visual elements:
- Left panel: VHDL code with syntax highlighting, showing the two-process FSM template
- Right panel: State diagram (circles for states, arrows for transitions, labels for conditions/outputs)
- Highlighting: when a code section is selected, the corresponding state diagram element highlights</p>
<p>Interactive controls:
- Click on a state in the diagram to highlight the corresponding case branch in the code
- Click on a transition arrow to highlight the corresponding if-then branch
- "Simulate" mode: step through clock cycles with input toggles, showing current state highlighted in both code and diagram
- Toggle between Moore and Mealy output display</p>
<p>Data Visibility Requirements:
- Show current state, next state, and output at each simulation step
- Show the active code branch being executed
- Show the state transition happening in the diagram</p>
<p>Instructional Rationale: Dual-view mapping between code and diagram helps students translate between the abstract state diagram design (Unit 10) and the concrete VHDL implementation, reinforcing that VHDL is describing hardware behavior, not writing software.</p>
<p>Color scheme: Current state in gold, next state in light blue, active transition in green, output in orange
Canvas size: 800x550px, responsive</p>
<p>Implementation: p5.js or vis-network</p>
</details>
<h3 id="moore-vs-mealy-in-vhdl">Moore vs Mealy in VHDL</h3>
<p>The difference between Moore and Mealy machines in VHDL is straightforward:</p>
<ul>
<li><strong>Moore machine:</strong> Outputs depend only on <code>current_state</code> in the combinational process</li>
<li><strong>Mealy machine:</strong> Outputs depend on both <code>current_state</code> and inputs</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="c1">-- Moore output (depends only on state)</span>
<span class="n">output</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">current_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">S1</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>

<span class="c1">-- Mealy output (depends on state AND input)</span>
<span class="n">output</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">current_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">S1</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">input</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
</code></pre></div>
<hr />
<h2 id="1217-testbench-fundamentals">12.17 Testbench Fundamentals</h2>
<p>A <strong>testbench</strong> is a VHDL entity with no ports that instantiates the <strong>Design Under Test (DUT)</strong> and applies stimulus signals to verify its behavior. Testbenches are used for simulation onlythey are not synthesized into hardware.</p>
<h3 id="testbench-structure">Testbench Structure</h3>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">tb_and2</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="c1">-- No ports: testbench is self-contained</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">tb_and2</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">sim</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">tb_and2</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="c1">-- Declare component</span>
<span class="w">    </span><span class="k">component</span><span class="w"> </span><span class="nc">and2</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">port</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">component</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Declare test signals</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">a_tb</span><span class="p">,</span><span class="w"> </span><span class="n">b_tb</span><span class="p">,</span><span class="w"> </span><span class="n">y_tb</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="c1">-- Instantiate DUT</span>
<span class="w">    </span><span class="n">DUT</span><span class="o">:</span><span class="w"> </span><span class="n">and2</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">a_tb</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">b_tb</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y_tb</span><span class="p">);</span>

<span class="w">    </span><span class="c1">-- Stimulus process</span>
<span class="w">    </span><span class="nc">stim</span><span class="o">:</span><span class="w"> </span><span class="k">process</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="n">a_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">b_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">        </span><span class="n">a_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">b_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">        </span><span class="n">a_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">b_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">        </span><span class="n">a_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">b_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="p">;</span><span class="w">  </span><span class="c1">-- Stop simulation</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">stim</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">sim</span><span class="p">;</span>
</code></pre></div>
<p>The <code>wait for 10 ns;</code> statement is a simulation-only construct that advances simulation time. The <code>wait;</code> at the end halts the process permanently.</p>
<h3 id="clock-generation-in-testbenches">Clock Generation in Testbenches</h3>
<div class="highlight"><pre><span></span><code><span class="c1">-- Clock generation process (no sensitivity list)</span>
<span class="nc">clk_gen</span><span class="o">:</span><span class="w"> </span><span class="k">process</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">clk</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">5</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">    </span><span class="n">clk</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">5</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">clk_gen</span><span class="p">;</span>
<span class="c1">-- Creates a 100 MHz clock (10 ns period)</span>
</code></pre></div>
<p>This process has no sensitivity list and no final <code>wait;</code>it loops forever, generating a continuous clock signal.</p>
<div class="admonition tip">
<p class="admonition-title">Testbench Best Practices</p>
<p>Always write a testbench for every VHDL component. A design that simulates correctly is much more likely to work in hardware. Apply all critical input combinations, including edge cases and invalid inputs, to thoroughly verify the design.</p>
</div>
<hr />
<h2 id="1218-synthesis-vs-simulation">12.18 Synthesis vs Simulation</h2>
<p>A critical distinction in VHDL is that not all valid VHDL code can be synthesized into hardware:</p>
<table>
<thead>
<tr>
<th>Feature</th>
<th>Simulation</th>
<th>Synthesis</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>wait for 10 ns;</code></td>
<td>Advances simulation time</td>
<td>NOT synthesizable</td>
</tr>
<tr>
<td><code>after 5 ns</code></td>
<td>Models propagation delay</td>
<td>Ignored by synthesis</td>
</tr>
<tr>
<td>File I/O</td>
<td>Read/write test data</td>
<td>NOT synthesizable</td>
</tr>
<tr>
<td><code>assert</code> / <code>report</code></td>
<td>Print messages</td>
<td>NOT synthesizable</td>
</tr>
<tr>
<td>Division by non-power-of-2</td>
<td>Computed</td>
<td>Expensive or unsupported</td>
</tr>
<tr>
<td>Initial values on signals</td>
<td>Set at time 0</td>
<td>May not be supported</td>
</tr>
</tbody>
</table>
<p><strong>Synthesizable subset:</strong> The code that describes actual hardwareconcurrent assignments, processes with clock edges, if/case statements, arithmetic operators, component instantiation. This is what appears inside the DUT.</p>
<p><strong>Simulation-only features:</strong> Time delays, file access, assertions, and reporting. These appear only in testbenches and are used for verification, not implementation.</p>
<p>The synthesis tool reads the VHDL code and infers hardware structures:</p>
<ul>
<li><code>if rising_edge(clk)</code>  flip-flop</li>
<li><code>if-then-else</code>  multiplexer</li>
<li><code>case</code>  decoder/multiplexer</li>
<li><code>+</code>, <code>-</code>  adder/subtractor</li>
<li><code>*</code>  multiplier (maps to DSP slices in FPGAs)</li>
<li>Incomplete if/case  latch (usually a bug!)</li>
</ul>
<h4 id="diagram-vhdl-code-to-hardware-inference">Diagram: VHDL Code to Hardware Inference</h4>
<iframe height="500px" scrolling="no" src="../sims/vhdl-synthesis-inference/main.html" style="border:none; border-radius:8px; overflow:hidden;" width="100%"></iframe>
<details>
<summary>VHDL Code to Hardware Inference</summary>
<p>Type: infographic</p>
<p>Bloom Level: Understand (L2)
Bloom Verb: Interpret, explain</p>
<p>Learning Objective: Interpret common VHDL coding patterns and explain what hardware structures the synthesis tool infers from each patternconnecting textual code to the physical gates, multiplexers, and flip-flops studied in prior units.</p>
<p>Layout: Two-column matching display</p>
<p>Left column: VHDL code snippets (6 patterns)
1. <code>y &lt;= a and b;</code>  AND gate
2. <code>if sel = '0' then y &lt;= a; else y &lt;= b;</code>  2:1 MUX
3. <code>if rising_edge(clk) then q &lt;= d;</code>  D flip-flop
4. <code>cnt &lt;= cnt + 1;</code>  Adder + register
5. <code>if en = '1' then q &lt;= d;</code> (inside clocked process)  FF with enable
6. <code>if sel = '1' then y &lt;= a;</code> (no else clause)  Latch (warning!)</p>
<p>Right column: Circuit diagrams showing inferred hardware for each pattern</p>
<p>Interactive elements:
- Hover over a code pattern to highlight the corresponding circuit
- Click a pattern to see a detailed explanation of the inference
- Warning icon on the latch pattern with tooltip: "Missing else clause creates unintended latch"</p>
<p>Color scheme: Combinational patterns in blue, sequential patterns in purple, warning pattern in red
Canvas size: 800x500px, responsive</p>
<p>Implementation: HTML/CSS/JavaScript</p>
</details>
<hr />
<h2 id="1219-complete-design-example-traffic-light-controller">12.19 Complete Design Example: Traffic Light Controller</h2>
<p>To bring together all the VHDL concepts, consider a simple traffic light controller as a finite state machine:</p>
<p><strong>Specifications:</strong></p>
<ul>
<li>Two traffic lights: Main road (North-South) and Side road (East-West)</li>
<li>Sensor on side road detects waiting vehicles</li>
<li>Four states: Green-Red, Yellow-Red, Red-Green, Red-Yellow</li>
<li>Timer-based transitions (simplified with a counter)</li>
</ul>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">traffic_light</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">sensor</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">main_light</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w">  </span><span class="c1">-- R,Y,G</span>
<span class="w">        </span><span class="n">side_light</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w">   </span><span class="c1">-- R,Y,G</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">traffic_light</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">traffic_light</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">type</span><span class="w"> </span><span class="n">state_type</span><span class="w"> </span><span class="k">is</span><span class="w"> </span><span class="p">(</span><span class="n">GREEN_RED</span><span class="p">,</span><span class="w"> </span><span class="n">YELLOW_RED</span><span class="p">,</span><span class="w"> </span><span class="n">RED_GREEN</span><span class="p">,</span><span class="w"> </span><span class="n">RED_YELLOW</span><span class="p">);</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">state_type</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">GREEN_RED</span><span class="p">;</span>
<span class="w">            </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">case</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="k">is</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="n">GREEN_RED</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="n">sensor</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="k">then</span>
<span class="w">                        </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">YELLOW_RED</span><span class="p">;</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">                    </span><span class="k">else</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">                    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="n">YELLOW_RED</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="k">then</span>
<span class="w">                        </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RED_GREEN</span><span class="p">;</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">                    </span><span class="k">else</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">                    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="n">RED_GREEN</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="k">then</span>
<span class="w">                        </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">RED_YELLOW</span><span class="p">;</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">                    </span><span class="k">else</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">                    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="n">RED_YELLOW</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="k">if</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">&gt;=</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="k">then</span>
<span class="w">                        </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">GREEN_RED</span><span class="p">;</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">                    </span><span class="k">else</span>
<span class="w">                        </span><span class="n">timer</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">timer</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">                    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Moore outputs: depend only on state</span>
<span class="w">    </span><span class="k">with</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="k">select</span>
<span class="w">        </span><span class="n">main_light</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;001&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">GREEN_RED</span><span class="p">,</span><span class="w">   </span><span class="c1">-- Green</span>
<span class="w">                      </span><span class="s">&quot;010&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">YELLOW_RED</span><span class="p">,</span><span class="w">  </span><span class="c1">-- Yellow</span>
<span class="w">                      </span><span class="s">&quot;100&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">RED_GREEN</span><span class="p">,</span><span class="w">   </span><span class="c1">-- Red</span>
<span class="w">                      </span><span class="s">&quot;100&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">RED_YELLOW</span><span class="p">;</span><span class="w">  </span><span class="c1">-- Red</span>

<span class="w">    </span><span class="k">with</span><span class="w"> </span><span class="n">state</span><span class="w"> </span><span class="k">select</span>
<span class="w">        </span><span class="n">side_light</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;100&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">GREEN_RED</span><span class="p">,</span><span class="w">   </span><span class="c1">-- Red</span>
<span class="w">                      </span><span class="s">&quot;100&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">YELLOW_RED</span><span class="p">,</span><span class="w">  </span><span class="c1">-- Red</span>
<span class="w">                      </span><span class="s">&quot;001&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">RED_GREEN</span><span class="p">,</span><span class="w">   </span><span class="c1">-- Green</span>
<span class="w">                      </span><span class="s">&quot;010&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">RED_YELLOW</span><span class="p">;</span><span class="w">  </span><span class="c1">-- Yellow</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">rtl</span><span class="p">;</span>
</code></pre></div>
<p>This example integrates:</p>
<ul>
<li>Entity/architecture structure (Section 12.4-12.5)</li>
<li><code>std_logic_vector</code> and <code>unsigned</code> types (Section 12.6)</li>
<li>Clocked process with asynchronous reset (Section 12.13)</li>
<li>Enumerated state type for FSM (Section 12.16)</li>
<li>Counter logic (Section 12.15)</li>
<li>Concurrent <code>with-select</code> for output logic (Section 12.8)</li>
</ul>
<hr />
<h2 id="1220-key-takeaways">12.20 Key Takeaways</h2>
<ul>
<li><strong>VHDL</strong> describes hardware textually, enabling simulation, synthesis, and reuse of digital circuits at any scale.</li>
<li>The <strong>entity</strong> declares the interface (ports and types); the <strong>architecture</strong> defines the implementation.</li>
<li><strong><code>std_logic</code></strong> is the standard signal type, supporting nine values that model real-world conditions beyond simple 0 and 1.</li>
<li><strong>Concurrent statements</strong> (outside processes) describe combinational logic where all assignments execute simultaneously.</li>
<li><strong>Process statements</strong> contain sequential code (if-then-else, case) but are themselves concurrent with other statements.</li>
<li>The <strong>sensitivity list</strong> determines when a process re-evaluatesinclude all read signals for combinational logic; include only clock (and async reset) for sequential logic.</li>
<li><strong>Dataflow, structural, and behavioral</strong> modeling styles offer different levels of abstraction for describing the same hardware.</li>
<li><strong>Clocked processes</strong> with <code>rising_edge(clk)</code> infer flip-flopsthe foundation of all sequential circuits in VHDL.</li>
<li><strong>Testbenches</strong> verify designs through simulation before hardware implementation, using non-synthesizable features like <code>wait for</code> and assertions.</li>
<li><strong>Synthesis inference</strong> maps VHDL patterns to specific hardware structuresunderstanding this mapping helps avoid common pitfalls like unintended latches.</li>
</ul>
<details class="question">
<summary>Self-Check: What happens if you write an if-then statement inside a combinational process without an else clause?</summary>
<p>The synthesis tool infers a <strong>latch</strong>an unintended memory element. Without the <code>else</code> clause, the signal retains its previous value when the condition is false, which requires a latch to implement. Always provide default assignments or complete if-else coverage in combinational processes to avoid this common bug.</p>
</details>
<h2 id="interactive-walkthrough">Interactive Walkthrough</h2>
<p>Design a VHDL finite state machine step-by-step, from state diagram to complete VHDL code:</p>
<iframe height="580px" scrolling="no" src="../sims/vhdl-fsm-walkthrough/main.html" style="border:none; border-radius:8px; overflow:hidden;" width="100%"></iframe>
</div>







  
  






                
              </article>
            </div>
          
          
  <script>var tabs=__md_get("__tabs");if(Array.isArray(tabs))e:for(var set of document.querySelectorAll(".tabbed-set")){var labels=set.querySelector(".tabbed-labels");for(var tab of tabs)for(var label of labels.getElementsByTagName("label"))if(label.innerText.trim()===tab){var input=document.getElementById(label.htmlFor);input.checked=!0;continue e}}</script>

<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../videos/unit11-narration/" class="md-footer__link md-footer__link--prev" aria-label="Previous: Narration">
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                Narration
              </div>
            </div>
          </a>
        
        
          
          <a href="quiz/" class="md-footer__link md-footer__link--next" aria-label="Next: Quiz">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                Quiz
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    
      
      
      <script id="__config" type="application/json">{"annotate": null, "base": "..", "features": ["navigation.tabs", "navigation.sections", "navigation.expand", "navigation.footer", "toc.integrate", "content.tabs.link"], "search": "../assets/javascripts/workers/search.2c215733.min.js", "tags": null, "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": null}</script>
    
    
      <script src="../assets/javascripts/bundle.79ae519e.min.js"></script>
      
        <script src="../javascripts/mathjax.js?v=1"></script>
      
        <script src="https://unpkg.com/mathjax@3/es5/tex-mml-chtml.js"></script>
      
        <script src="../javascripts/tts-reader.js?v=1"></script>
      
        <script src="../javascripts/audio-player.js?v=1"></script>
      
        <script src="../javascripts/quiz-ui.js?v=3"></script>
      
        <script src="../javascripts/problems-ui.js?v=4"></script>
      
        <script src="../javascripts/diagram-wrap.js?v=1"></script>
      
    
  </body>
</html>