[{"DBLP title": "Defect Oriented Testing for analog/mixed-signal devices.", "DBLP authors": ["Bram Kruseman", "Bratislav Tasic", "Camelia Hora", "Jos Dohmen", "Hamidreza Hashempour", "Maikel van Beurden", "Yizi Xing"], "year": 2011, "MAG papers": [{"PaperId": 1993765721, "PaperTitle": "defect oriented testing for analog mixed signal devices", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 55, "Affiliations": {"nxp semiconductors": 7.0}}, {"PaperId": 1515267462, "PaperTitle": "defect oriented testing for analog mixed signal devices", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "DFT for extremely low cost test of mixed signal SOCs with integrated RF and power management.", "DBLP authors": ["Rajesh Mittal", "Lakshmanan Balasubramanian", "Adesh Sontakke", "Harikrishna Parthasarathy", "Prakash Narayanan", "Puneet Sabbarwal", "Rubin A. Parekhji"], "year": 2011, "MAG papers": [{"PaperId": 1968890443, "PaperTitle": "dft for extremely low cost test of mixed signal socs with integrated rf and power management", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 7.0}}], "source": "ES"}, {"DBLP title": "Test cost reduction through performance prediction using virtual probe.", "DBLP authors": ["Hsiu-Ming Chang", "Kwang-Ting Cheng", "Wangyang Zhang", "Xin Li", "Kenneth M. Butler"], "year": 2011, "MAG papers": [{"PaperId": 2031211406, "PaperTitle": "test cost reduction through performance prediction using virtual probe", "Year": 2011, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"texas instruments": 1.0, "carnegie mellon university": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "P-PET: Partial pseudo-exhaustive test for high defect coverage.", "DBLP authors": ["Abdullah Mumtaz", "Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2011, "MAG papers": [{"PaperId": 2014592888, "PaperTitle": "p pet partial pseudo exhaustive test for high defect coverage", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "Faster-than-at-speed test for increased test quality and in-field reliability.", "DBLP authors": ["Tomokazu Yoneda", "Keigo Hori", "Michiko Inoue", "Hideo Fujiwara"], "year": 2011, "MAG papers": [{"PaperId": 2100821253, "PaperTitle": "faster than at speed test for increased test quality and in field reliability", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"nara institute of science and technology": 4.0}}], "source": "ES"}, {"DBLP title": "Clock-gating-aware low launch WSA test pattern generation for at-speed scan testing.", "DBLP authors": ["Yi-Tsung Lin", "Jiun-Lang Huang", "Xiaoqing Wen"], "year": 2011, "MAG papers": [{"PaperId": 2024774649, "PaperTitle": "clock gating aware low launch wsa test pattern generation for at speed scan testing", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"kyushu institute of technology": 1.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture and implementation of a truly parallel ATE capable of measuring pico ampere level current.", "DBLP authors": ["Dhruva Acharyya", "Kosuke Miyao", "David Ting", "Daniel Lam", "Robert Smith", "Pete Fitzpatrick", "Brian Buras", "John Williamson"], "year": 2011, "MAG papers": [{"PaperId": 2158127219, "PaperTitle": "architecture and implementation of a truly parallel ate capable of measuring pico ampere level current", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"verigy": 7.0}}], "source": "ES"}, {"DBLP title": "Development of an ATE test cell for at-speed characterization and production testing.", "DBLP authors": ["Jose Moreira"], "year": 2011, "MAG papers": [{"PaperId": 2071813173, "PaperTitle": "development of an ate test cell for at speed characterization and production testing", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"verigy": 1.0}}], "source": "ES"}, {"DBLP title": "Actual implementation of multi domain test: Further reduction of cost of test.", "DBLP authors": ["Yasuhiro Takahashi", "Akinori Maeda", "Mitsuhiro Ogura"], "year": 2011, "MAG papers": [{"PaperId": 2108140528, "PaperTitle": "actual implementation of multi domain test further reduction of cost of test", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"verigy": 3.0}}], "source": "ES"}, {"DBLP title": "Online timing variation tolerance for digital integrated circuits.", "DBLP authors": ["Guihai Yan", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2035644989, "PaperTitle": "online timing variation tolerance for digital integrated circuits", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 2.0}}], "source": "ES"}, {"DBLP title": "Physically-aware analysis of systematic defects in integrated circuits.", "DBLP authors": ["Wing Chiu Tam", "R. D. (Shawn) Blanton"], "year": 2011, "MAG papers": [{"PaperId": 2000861292, "PaperTitle": "physically aware analysis of systematic defects in integrated circuits", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Investigation into voltage and process variation-aware manufacturing test.", "DBLP authors": ["Urban Ingelsson", "Bashir M. Al-Hashimi"], "year": 2011, "MAG papers": [{"PaperId": 2116107657, "PaperTitle": "investigation into voltage and process variation aware manufacturing test", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"linkoping university": 1.0, "university of southampton": 1.0}}], "source": "ES"}, {"DBLP title": "Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks.", "DBLP authors": ["Zhaobo Zhang", "Krishnendu Chakrabarty", "Zhanglei Wang", "Zhiyuan Wang", "Xinli Gu"], "year": 2011, "MAG papers": [{"PaperId": 2096751652, "PaperTitle": "smart diagnosis efficient board level diagnosis and repair using artificial neural networks", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"duke university": 2.0, "huawei": 3.0}}], "source": "ES"}, {"DBLP title": "Surviving state disruptions caused by test: A case study.", "DBLP authors": ["Kenneth P. Parker", "Shuichi Kameyama", "David Dubberke"], "year": 2011, "MAG papers": [{"PaperId": 1998517328, "PaperTitle": "surviving state disruptions caused by test a case study", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"fujitsu": 1.0, "intel": 1.0, "agilent technologies": 1.0}}], "source": "ES"}, {"DBLP title": "IEEE Std 1581 - A standardized test access methodology for memory devices.", "DBLP authors": ["Heiko Ehrenberg", "Bob Russell"], "year": 2011, "MAG papers": [{"PaperId": 2095691046, "PaperTitle": "ieee std 1581 a standardized test access methodology for memory devices", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multi-site test of RF transceivers on low-cost digital ATE.", "DBLP authors": ["Ivo Koren", "Ben Schuffenhauer", "Frank Demmerle", "Frank Neugebauer", "Gert Pfahl", "Dirk Rautmann"], "year": 2011, "MAG papers": [{"PaperId": 1977813107, "PaperTitle": "multi site test of rf transceivers on low cost digital ate", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"intel mobile communications": 5.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "Wafer probe test cost reduction of an RF/A device by automatic testset minimization - A case study.", "DBLP authors": ["Dragoljub Gagi Drmanac", "Michael Laisne"], "year": 2011, "MAG papers": [{"PaperId": 2003278393, "PaperTitle": "wafer probe test cost reduction of an rf a device by automatic testset minimization a case study", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"qualcomm": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate signature driven power conscious tuning of RF systems using hierarchical performance models.", "DBLP authors": ["Aritra Banerjee", "Shreyas Sen", "Shyam Kumar Devarakond", "Abhijit Chatterjee"], "year": 2011, "MAG papers": [{"PaperId": 2081244248, "PaperTitle": "accurate signature driven power conscious tuning of rf systems using hierarchical performance models", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Low power compression utilizing clock-gating.", "DBLP authors": ["Janusz Rajski", "Elham K. Moghaddam", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2077380902, "PaperTitle": "low power compression utilizing clock gating", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of iowa": 2.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Partial state monitoring for fault detection estimation.", "DBLP authors": ["Yiwen Shi", "Kantapon Kaewtip", "Wan-Chan Hu", "Jennifer Dworak"], "year": 2011, "MAG papers": [{"PaperId": 2042840195, "PaperTitle": "partial state monitoring for fault detection estimation", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"southern methodist university": 1.0, "brown university": 1.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "Logic BIST silicon debug and volume diagnosis methodology.", "DBLP authors": ["M. Enamul Amyeen", "Andal Jayalakshmi", "Srikanth Venkataraman", "Sundar V. Pathy", "Ewe C. Tan"], "year": 2011, "MAG papers": [{"PaperId": 2078116354, "PaperTitle": "logic bist silicon debug and volume diagnosis methodology", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "Generic, orthogonal and low-cost March Element based memory BIST.", "DBLP authors": ["Ad J. van de Goor", "Said Hamdioui", "Halil Kukner"], "year": 2011, "MAG papers": [{"PaperId": 2160275570, "PaperTitle": "generic orthogonal and low cost march element based memory bist", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"delft university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "On using address scrambling to implement defect tolerance in SRAMs.", "DBLP authors": ["Renan Alves Fonseca", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Nabil Badereddine"], "year": 2011, "MAG papers": [{"PaperId": 1967613617, "PaperTitle": "on using address scrambling to implement defect tolerance in srams", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of montpellier": 6.0, "infineon technologies": 1.0}}], "source": "ES"}, {"DBLP title": "A fully cell-based design for timing measurement of memory.", "DBLP authors": ["Yi-Chung Chang", "Shi-Yu Huang", "Chao-Wen Tzeng", "Jack T. Yao"], "year": 2011, "MAG papers": [{"PaperId": 2077202792, "PaperTitle": "a fully cell based design for timing measurement of memory", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national tsing hua university": 3.0}}], "source": "ES"}, {"DBLP title": "Cell-aware analysis for small-delay effects and production test results from different fault models.", "DBLP authors": ["Friedrich Hapke", "J\u00fcrgen Schl\u00f6ffel", "Wilfried Redemund", "Andreas Glowatz", "Janusz Rajski", "Michael Reese", "J. Rearick", "Jason Rivers"], "year": 2011, "MAG papers": [{"PaperId": 2086926157, "PaperTitle": "cell aware analysis for small delay effects and production test results from different fault models", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"mentor graphics": 5.0, "advanced micro devices": 3.0}}], "source": "ES"}, {"DBLP title": "Lithography aware critical area estimation and yield analysis.", "DBLP authors": ["Priyamvada Vijayakumar", "Vikram B. Suresh", "Sandip Kundu"], "year": 2011, "MAG papers": [{"PaperId": 2082909429, "PaperTitle": "lithography aware critical area estimation and yield analysis", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of massachusetts amherst": 3.0}}], "source": "ES"}, {"DBLP title": "Using well/substrate bias manipulation to enhance voltage-test-based defect detection.", "DBLP authors": ["Anne E. Gattiker", "Phil Nigh"], "year": 2011, "MAG papers": [{"PaperId": 1990503402, "PaperTitle": "using well substrate bias manipulation to enhance voltage test based defect detection", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "A Software-Based Self-Test methodology for on-line testing of processor caches.", "DBLP authors": ["George Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2011, "MAG papers": [{"PaperId": 2092919507, "PaperTitle": "a software based self test methodology for on line testing of processor caches", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Design-for-debug layout adjustment for FIB probing and circuit editing.", "DBLP authors": ["Kuo-An Chen", "Tsung-Wei Chang", "Meng-Chen Wu", "Mango Chia-Tso Chao", "Jing-Yang Jou", "Sonair Chen"], "year": 2011, "MAG papers": [{"PaperId": 1965639308, "PaperTitle": "design for debug layout adjustment for fib probing and circuit editing", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national chiao tung university": 5.0}}], "source": "ES"}, {"DBLP title": "End-to-end error correction and online diagnosis for on-chip networks.", "DBLP authors": ["Saeed Shamshiri", "Amirali Ghofrani", "Kwang-Ting Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2015594753, "PaperTitle": "end to end error correction and online diagnosis for on chip networks", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 88, "Affiliations": {"university of california santa barbara": 3.0}}], "source": "ES"}, {"DBLP title": "Efficient combination of trace and scan signals for post silicon validation and debug.", "DBLP authors": ["Kanad Basu", "Prabhat Mishra", "Priyadarsan Patra"], "year": 2011, "MAG papers": [{"PaperId": 2066387260, "PaperTitle": "efficient combination of trace and scan signals for post silicon validation and debug", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of florida": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Analyzing ATE interconnect performance for serial links of 10 Gbps and above.", "DBLP authors": ["Mitchell Lin", "Tyler Tolman"], "year": 2011, "MAG papers": [{"PaperId": 2027859410, "PaperTitle": "analyzing ate interconnect performance for serial links of 10 gbps and above", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"broadcom": 2.0}}], "source": "ES"}, {"DBLP title": "Elegant construction of SSC implemented signal by AWG and organized under-sampling of wideband signal.", "DBLP authors": ["Hideo Okawara"], "year": 2011, "MAG papers": [{"PaperId": 1964667125, "PaperTitle": "elegant construction of ssc implemented signal by awg and organized under sampling of wideband signal", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"verigy": 1.0}}], "source": "ES"}, {"DBLP title": "Real-time testing method for 16 Gbps 4-PAM signal interface.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama", "Daisuke Watanabe", "Masayuki Kawabata", "Toshiyuki Okayasu"], "year": 2011, "MAG papers": [{"PaperId": 2081567185, "PaperTitle": "real time testing method for 16 gbps 4 pam signal interface", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"advantest": 5.0}}], "source": "ES"}, {"DBLP title": "Multi-function multi-GHz ATE extension using state-of-the-art FPGAs.", "DBLP authors": ["A. M. Majid", "David C. Keezer"], "year": 2011, "MAG papers": [{"PaperId": 2078284399, "PaperTitle": "multi function multi ghz ate extension using state of the art fpgas", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A novel scan segmentation design method for avoiding shift timing failure in scan testing.", "DBLP authors": ["Yuta Yamato", "Xiaoqing Wen", "Michael A. Kochte", "Kohei Miyase", "Seiji Kajihara", "Laung-Terng Wang"], "year": 2011, "MAG papers": [{"PaperId": 2104746340, "PaperTitle": "a novel scan segmentation design method for avoiding shift timing failure in scan testing", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"kyushu institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Test clock domain optimization for peak power supply noise reduction during scan.", "DBLP authors": ["Jen-Yang Wen", "Yu-Chuan Huang", "Min-Hong Tsai", "Kuan-Yu Liao", "James Chien-Mo Li", "Ming-Tung Chang", "Min-Hsiu Tsai", "Chih-Mou Tseng", "Hung-Chun Li"], "year": 2011, "MAG papers": [{"PaperId": 2063269174, "PaperTitle": "test clock domain optimization for peak power supply noise reduction during scan", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 5.0}}], "source": "ES"}, {"DBLP title": "State of the art low capture power methodology.", "DBLP authors": ["Swapnil Bahl", "Roberto Mattiuzzo", "Shray Khullar", "Akhil Garg", "S. Graniello", "Khader S. Abdel-Hafez", "Salvatore Talluto"], "year": 2011, "MAG papers": [{"PaperId": 1988813737, "PaperTitle": "state of the art low capture power methodology", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"stmicroelectronics": 5.0, "synopsys": 2.0}}], "source": "ES"}, {"DBLP title": "Adaptive parametric BIST of high-speed parallel I/Os via standard boundary scan.", "DBLP authors": ["Stephen K. Sunter", "Aubin Roy"], "year": 2011, "MAG papers": [{"PaperId": 2081065588, "PaperTitle": "adaptive parametric bist of high speed parallel i os via standard boundary scan", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware hooks for transition scan characterization.", "DBLP authors": ["Pankaj Pant", "Eric Skeels"], "year": 2011, "MAG papers": [{"PaperId": 2087726305, "PaperTitle": "hardware hooks for transition scan characterization", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 2.0}}], "source": "ES"}, {"DBLP title": "Transition test bring-up and diagnosis on UltraSPARCTM processors.", "DBLP authors": ["Liang-Chi Chen", "Peter Dahlgren", "Paul Dickinson", "Scott Davidson"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Test access and the testability features of the Poulson multi-core Intel Itanium\u00ae processor.", "DBLP authors": ["Dilip K. Bhavsar", "Steve Poehlman"], "year": 2011, "MAG papers": [], "source": null}, {"DBLP title": "Optimal manufacturing flow to determine minumum operating voltage.", "DBLP authors": ["Sreejit Chakravarty", "Binh Dang", "Darcy Escovedo", "A. J. Haas"], "year": 2011, "MAG papers": [{"PaperId": 2033300638, "PaperTitle": "optimal manufacturing flow to determine minumum operating voltage", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"lsi corporation": 4.0}}], "source": "ES"}, {"DBLP title": "EDT channel bandwidth management in SoC designs with pattern-independent test access mechanism.", "DBLP authors": ["Jakub Janicki", "Jerzy Tyszer", "Avijit Dutta", "Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski"], "year": 2011, "MAG papers": [{"PaperId": 2011638058, "PaperTitle": "edt channel bandwidth management in soc designs with pattern independent test access mechanism", "Year": 2011, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"mentor graphics": 5.0, "poznan university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A novel Test Access Mechanism for failure diagnosis of multiple isolated identical cores.", "DBLP authors": ["Manish Sharma", "Avijit Dutta", "Wu-Tung Cheng", "Brady Benware", "Mark Kassab"], "year": 2011, "MAG papers": [{"PaperId": 2090308255, "PaperTitle": "a novel test access mechanism for failure diagnosis of multiple isolated identical cores", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"mentor graphics": 5.0}}], "source": "ES"}, {"DBLP title": "Techniques to improve memory interface test quality for complex SoCs.", "DBLP authors": ["V. R. Devanathan", "Srinivas Kumar Vooka"], "year": 2011, "MAG papers": [{"PaperId": 2029243854, "PaperTitle": "techniques to improve memory interface test quality for complex socs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"texas instruments": 2.0}}], "source": "ES"}, {"DBLP title": "Die-level adaptive test: Real-time test reordering and elimination.", "DBLP authors": ["Kapil R. Gotkhindikar", "W. Robert Daasch", "Kenneth M. Butler", "John M. Carulli Jr.", "Amit Nahar"], "year": 2011, "MAG papers": [{"PaperId": 2054325167, "PaperTitle": "die level adaptive test real time test reordering and elimination", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"texas instruments": 3.0, "portland state university": 2.0}}], "source": "ES"}, {"DBLP title": "Forward prediction based on wafer sort data - A case study.", "DBLP authors": ["Nik Sumikawa", "Dragoljub Gagi Drmanac", "Li-C. Wang", "LeRoy Winemberg", "Magdy S. Abadir"], "year": 2011, "MAG papers": [{"PaperId": 2001773130, "PaperTitle": "forward prediction based on wafer sort data a case study", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california santa barbara": 3.0, "freescale semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "Deterministic IDDQ diagnosis using a net activation based model.", "DBLP authors": ["Andras Kun", "Ralf Arnold", "Peter Heinrich", "Gwenol\u00e9 Maugard", "Huaxing Tang", "Wu-Tung Cheng"], "year": 2011, "MAG papers": [{"PaperId": 2063765010, "PaperTitle": "deterministic iddq diagnosis using a net activation based model", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"mentor graphics": 2.0, "infineon technologies": 4.0}}], "source": "ES"}, {"DBLP title": "A novel robust and accurate spectral testing method for non-coherent sampling.", "DBLP authors": ["Siva Sudani", "Minshun Wu", "Degang Chen"], "year": 2011, "MAG papers": [{"PaperId": 2079866614, "PaperTitle": "a novel robust and accurate spectral testing method for non coherent sampling", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Application of a continuous-time level crossing quantization method for timing noise measurements.", "DBLP authors": ["Takahiro J. Yamaguchi", "Mani Soma", "Takafumi Aoki", "Yasuo Furukawa", "Katsuhiko Degawa", "Kunihiro Asada", "Mohamed Abbas", "Satoshi Komatsu"], "year": 2011, "MAG papers": [{"PaperId": 2007915717, "PaperTitle": "application of a continuous time level crossing quantization method for timing noise measurements", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of tokyo": 3.0, "advantest": 2.0, "university of washington": 1.0, "tohoku university": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive multidimensional outlier analysis for analog and mixed signal circuits.", "DBLP authors": ["Ender Yilmaz", "Sule Ozev", "Kenneth M. Butler"], "year": 2011, "MAG papers": [{"PaperId": 2074014702, "PaperTitle": "adaptive multidimensional outlier analysis for analog and mixed signal circuits", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"texas instruments": 1.0, "arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Pre-bond probing of TSVs in 3D stacked ICs.", "DBLP authors": ["Brandon Noia", "Krishnendu Chakrabarty"], "year": 2011, "MAG papers": [{"PaperId": 1965451131, "PaperTitle": "pre bond probing of tsvs in 3d stacked ics", "Year": 2011, "CitationCount": 97, "EstimatedCitation": 149, "Affiliations": {"duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Evaluation of TSV and micro-bump probing for wide I/O testing.", "DBLP authors": ["Ken Smith", "Peter Hanaway", "Mike Jolley", "Reed Gleason", "Eric Strid", "Tom Daenen", "Luc Dupas", "Bruno Knuts", "Erik Jan Marinissen", "Marc Van Dievel"], "year": 2011, "MAG papers": [{"PaperId": 2052347136, "PaperTitle": "evaluation of tsv and micro bump probing for wide i o testing", "Year": 2011, "CitationCount": 57, "EstimatedCitation": 86, "Affiliations": {"katholieke universiteit leuven": 5.0, "cascade microtech": 5.0}}], "source": "ES"}, {"DBLP title": "Post-bond testing of 2.5D-SICs and 3D-SICs containing a passive silicon interposer base.", "DBLP authors": ["Chun-Chuan Chi", "Erik Jan Marinissen", "Sandeep Kumar Goel", "Cheng-Wen Wu"], "year": 2011, "MAG papers": [{"PaperId": 2051668240, "PaperTitle": "post bond testing of 2 5d sics and 3d sics containing a passive silicon interposer base", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 78, "Affiliations": {"national tsing hua university": 1.0, "katholieke universiteit leuven": 2.0, "tsmc": 1.0}}], "source": "ES"}]