{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654339966443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654339966443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  4 03:52:46 2022 " "Processing started: Sat Jun  4 03:52:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654339966443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339966443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice -c dice " "Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339966444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654339966602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654339966603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_spin.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg_spin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_spin " "Found entity 1: seg_spin" {  } { { "seg_spin.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/seg_spin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dice.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dice " "Found entity 1: dice" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_and_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_and_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_and_reset " "Found entity 1: count_and_reset" {  } { { "count_and_reset.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segment_spin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/segment_spin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segment_spin " "Found entity 1: segment_spin" {  } { { "output_files/segment_spin.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/output_files/segment_spin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spin_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file spin_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spin_state " "Found entity 1: spin_state" {  } { { "spin_state.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/spin_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash " "Found entity 1: hash" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rand_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/rand_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_10 " "Found entity 1: rand_10" {  } { { "output_files/rand_10.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variable_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file variable_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 variable_dff " "Found entity 1: variable_dff" {  } { { "variable_dff.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/variable_dff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice-edits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dice-edits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dice-edits " "Found entity 1: dice-edits" {  } { { "dice-edits.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice-edits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dice_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dice_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dice_state " "Found entity 1: dice_state" {  } { { "output_files/dice_state.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/dice_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339973949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339973949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice " "Elaborating entity \"dice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654339974003 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst18 " "Primitive \"OR2\" of instance \"inst18\" not used" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 360 -264 -200 408 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1654339974009 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 384 -344 -296 416 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1654339974009 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst32 " "Primitive \"OR2\" of instance \"inst32\" not used" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 304 -264 -200 352 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1654339974009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst38 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst38\"" {  } { { "dice.bdf" "inst38" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst38 " "Elaborated megafunction instantiation \"BUSMUX:inst38\"" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst38 " "Instantiated megafunction \"BUSMUX:inst38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654339974018 ""}  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654339974018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst38\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst38\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst38\|lpm_mux:\$00000 BUSMUX:inst38 " "Elaborated megafunction instantiation \"BUSMUX:inst38\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst38\"" {  } { { "busmux.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_36c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_36c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_36c " "Found entity 1: mux_36c" {  } { { "db/mux_36c.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/mux_36c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339974061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_36c BUSMUX:inst38\|lpm_mux:\$00000\|mux_36c:auto_generated " "Elaborating entity \"mux_36c\" for hierarchy \"BUSMUX:inst38\|lpm_mux:\$00000\|mux_36c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst26 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst26\"" {  } { { "dice.bdf" "inst26" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 272 128 240 360 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst26 " "Elaborated megafunction instantiation \"BUSMUX:inst26\"" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 272 128 240 360 "inst26" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst26 " "Instantiated megafunction \"BUSMUX:inst26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654339974064 ""}  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 272 128 240 360 "inst26" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654339974064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_spin segment_spin:inst13 " "Elaborating entity \"segment_spin\" for hierarchy \"segment_spin:inst13\"" {  } { { "dice.bdf" "inst13" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -136 80 208 -40 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spin_state segment_spin:inst13\|spin_state:inst1 " "Elaborating entity \"spin_state\" for hierarchy \"segment_spin:inst13\|spin_state:inst1\"" {  } { { "output_files/segment_spin.bdf" "inst1" { Schematic "/home/bp/Desktop/GroupProject/Dice/output_files/segment_spin.bdf" { { 144 600 800 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_reset segment_spin:inst13\|count_and_reset:inst " "Elaborating entity \"count_and_reset\" for hierarchy \"segment_spin:inst13\|count_and_reset:inst\"" {  } { { "output_files/segment_spin.bdf" "inst" { Schematic "/home/bp/Desktop/GroupProject/Dice/output_files/segment_spin.bdf" { { 144 344 504 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974067 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654339974070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter segment_spin:inst13\|count_and_reset:inst\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"segment_spin:inst13\|count_and_reset:inst\|counter:CNT\"" {  } { { "count_and_reset.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974071 "|dice|segment_spin:inst|count_and_reset:inst|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_reset count_and_reset:inst2 " "Elaborating entity \"count_and_reset\" for hierarchy \"count_and_reset:inst2\"" {  } { { "dice.bdf" "inst2" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -504 120 280 -424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter count_and_reset:inst2\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"count_and_reset:inst2\|counter:CNT\"" {  } { { "count_and_reset.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (24)" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974073 "|dice|count_and_reset:inst2|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variable_dff variable_dff:inst19 " "Elaborating entity \"variable_dff\" for hierarchy \"variable_dff:inst19\"" {  } { { "dice.bdf" "inst19" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -488 736 936 -376 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst\"" {  } { { "dice.bdf" "inst" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -488 496 656 -408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974075 "|dice|rand_10:inst7|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rand_10:inst\|hash:genNum\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"rand_10:inst\|hash:genNum\|counter:CNT\"" {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevenseg.sv 1 1 " "Using design file sevenseg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974078 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654339974078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg rand_10:inst\|sevenseg:segment " "Elaborating entity \"sevenseg\" for hierarchy \"rand_10:inst\|sevenseg:segment\"" {  } { { "output_files/rand_10.sv" "segment" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst6 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst6\"" {  } { { "dice.bdf" "inst6" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -360 496 656 -280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst6\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst6\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974082 "|dice|rand_10:inst6|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst7 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst7\"" {  } { { "dice.bdf" "inst7" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -240 496 656 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst7\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst7\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974086 "|dice|rand_10:inst7|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_reset count_and_reset:inst11 " "Elaborating entity \"count_and_reset\" for hierarchy \"count_and_reset:inst11\"" {  } { { "dice.bdf" "inst11" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -304 288 448 -224 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter count_and_reset:inst11\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"count_and_reset:inst11\|counter:CNT\"" {  } { { "count_and_reset.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974087 "|dice|count_and_reset:inst11|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst9 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst9\"" {  } { { "dice.bdf" "inst9" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 8 496 656 88 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst9\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst9\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974093 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974093 "|dice|rand_10:inst9|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst10 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst10\"" {  } { { "dice.bdf" "inst10" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 136 496 656 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst10\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst10\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654339974097 "|dice|rand_10:inst10|hash:genNum"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst10\|hash:genNum\|data\[32\] " "Net \"rand_10:inst10\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974123 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974123 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst9\|hash:genNum\|data\[32\] " "Net \"rand_10:inst9\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974124 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974124 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data segment 32 4 " "Port \"data\" on the entity instantiation of \"segment\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "output_files/rand_10.sv" "segment" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1654339974125 "|dice|rand_10:inst6|sevenseg:segment"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "d CNT 33 32 " "Port \"d\" on the entity instantiation of \"CNT\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be ignored." {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1654339974125 "|dice|rand_10:inst6|hash:genNum|counter:CNT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q CNT 33 32 " "Port \"q\" on the entity instantiation of \"CNT\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1654339974125 "|dice|rand_10:inst6|hash:genNum|counter:CNT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset CNT 32 1 " "Port \"reset\" on the entity instantiation of \"CNT\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1654339974125 "|dice|rand_10:inst6|hash:genNum|counter:CNT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst8\|hash:genNum\|data\[32\] " "Net \"rand_10:inst8\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974125 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974125 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst8\|hash:genNum\|data\[32\] " "Net \"rand_10:inst8\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974125 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974125 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst7\|hash:genNum\|data\[32\] " "Net \"rand_10:inst7\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974126 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974126 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst6\|hash:genNum\|data\[32\] " "Net \"rand_10:inst6\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974127 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974127 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst\|hash:genNum\|data\[32\] " "Net \"rand_10:inst\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654339974128 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654339974128 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654339974371 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst6\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654339974371 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst7\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654339974371 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst8\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654339974371 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst9\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654339974371 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst10\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654339974371 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654339974371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rand_10:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"rand_10:inst\|lpm_divide:Mod0\"" {  } { { "output_files/rand_10.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339974396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rand_10:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"rand_10:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654339974396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654339974396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654339974396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654339974396 ""}  } { { "output_files/rand_10.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654339974396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/lpm_divide_8kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339974421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339974423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339974426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339974453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654339974480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339974480 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654339974656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654339974812 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654339975185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654339975280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654339975280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654339975317 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654339975317 ""} { "Info" "ICUT_CUT_TM_LCELLS" "211 " "Implemented 211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654339975317 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654339975317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654339975325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  4 03:52:55 2022 " "Processing ended: Sat Jun  4 03:52:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654339975325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654339975325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654339975325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654339975325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654339976591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654339976592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  4 03:52:56 2022 " "Processing started: Sat Jun  4 03:52:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654339976592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654339976592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dice -c dice " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654339976592 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654339976636 ""}
{ "Info" "0" "" "Project  = dice" {  } {  } 0 0 "Project  = dice" 0 0 "Fitter" 0 0 1654339976637 ""}
{ "Info" "0" "" "Revision = dice" {  } {  } 0 0 "Revision = dice" 0 0 "Fitter" 0 0 1654339976637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654339976711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654339976711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dice 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"dice\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654339976714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654339976751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654339976751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654339976957 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654339976960 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654339976999 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654339976999 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654339977002 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654339977002 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654339977002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654339977002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654339977002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1654339977002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654339977003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dice.sdc " "Synopsys Design Constraints File file not found: 'dice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654339977544 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654339977544 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654339977547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654339977547 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654339977548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[1\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[1\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[2\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[2\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[3\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[3\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[4\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[4\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[5\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[5\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[6\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[6\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[7\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[7\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[8\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[8\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[9\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[9\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_and_reset:inst2\|counter:CNT\|q\[10\] " "Destination node count_and_reset:inst2\|counter:CNT\|q\[10\]" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654339977580 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654339977580 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654339977580 ""}  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -480 -160 8 -464 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654339977580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_and_reset:inst11\|Equal0  " "Automatically promoted node count_and_reset:inst11\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654339977580 ""}  } { { "count_and_reset.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654339977580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_and_reset:inst2\|Equal0  " "Automatically promoted node count_and_reset:inst2\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654339977580 ""}  } { { "count_and_reset.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654339977580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654339977909 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654339977909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654339977910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654339977911 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654339977911 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654339977912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654339977912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654339977912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654339977912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654339977913 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654339977913 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1654339977975 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1654339977975 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654339977975 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654339977979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654339979403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654339979498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654339979519 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654339980785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654339980786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654339981212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "/home/bp/Desktop/GroupProject/Dice/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654339982799 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654339982799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654339983702 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654339983702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654339983704 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654339983853 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654339983859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654339984190 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654339984190 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654339984609 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654339985037 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1654339985160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1129 " "Peak virtual memory: 1129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654339985525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  4 03:53:05 2022 " "Processing ended: Sat Jun  4 03:53:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654339985525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654339985525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654339985525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654339985525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654339986847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654339986847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  4 03:53:06 2022 " "Processing started: Sat Jun  4 03:53:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654339986847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654339986847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dice -c dice " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654339986847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654339987030 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654339988376 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654339988421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654339989117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  4 03:53:09 2022 " "Processing ended: Sat Jun  4 03:53:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654339989117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654339989117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654339989117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654339989117 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654339989783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654339990330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654339990331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  4 03:53:10 2022 " "Processing started: Sat Jun  4 03:53:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654339990331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654339990331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dice -c dice " "Command: quartus_sta dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654339990331 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654339990372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654339990459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654339990459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990503 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dice.sdc " "Synopsys Design Constraints File file not found: 'dice.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654339990728 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654339990730 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count_and_reset:inst11\|counter:CNT\|q\[0\] count_and_reset:inst11\|counter:CNT\|q\[0\] " "create_clock -period 1.000 -name count_and_reset:inst11\|counter:CNT\|q\[0\] count_and_reset:inst11\|counter:CNT\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654339990730 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ROLL_NOT ROLL_NOT " "create_clock -period 1.000 -name ROLL_NOT ROLL_NOT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654339990730 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name count_and_reset:inst2\|counter:CNT\|q\[0\] count_and_reset:inst2\|counter:CNT\|q\[0\] " "create_clock -period 1.000 -name count_and_reset:inst2\|counter:CNT\|q\[0\] count_and_reset:inst2\|counter:CNT\|q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654339990730 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654339990730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654339990731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654339990732 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654339990732 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654339990736 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1654339990747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654339990752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.235 " "Worst-case setup slack is -4.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.235            -164.022 ROLL_NOT  " "   -4.235            -164.022 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.611             -51.119 CLK  " "   -2.611             -51.119 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -2.549 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "   -0.963              -2.549 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.348 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -0.176              -0.348 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.348 " "Worst-case hold slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    0.348               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "    0.362               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 CLK  " "    0.363               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.690               0.000 ROLL_NOT  " "    1.690               0.000 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.246 " "Worst-case recovery slack is -5.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.246            -117.183 CLK  " "   -5.246            -117.183 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.094              -4.376 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -1.094              -4.376 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.319 " "Worst-case removal slack is 1.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.319               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    1.319               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.463               0.000 CLK  " "    1.463               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.926 ROLL_NOT  " "   -3.000             -61.926 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.090 CLK  " "   -3.000             -45.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "   -1.403              -5.612 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -1.403              -5.612 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339990765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339990765 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654339990779 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654339990822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654339991277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654339991345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654339991348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.798 " "Worst-case setup slack is -3.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.798            -144.905 ROLL_NOT  " "   -3.798            -144.905 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.116             -40.674 CLK  " "   -2.116             -40.674 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780              -2.037 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "   -0.780              -2.037 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.145 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -0.074              -0.145 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    0.312               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 CLK  " "    0.329               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "    0.329               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.543               0.000 ROLL_NOT  " "    1.543               0.000 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.730 " "Worst-case recovery slack is -4.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.730            -105.149 CLK  " "   -4.730            -105.149 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.911              -3.644 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -0.911              -3.644 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.213 " "Worst-case removal slack is 1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.213               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    1.213               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 CLK  " "    1.351               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.926 ROLL_NOT  " "   -3.000             -61.926 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.090 CLK  " "   -3.000             -45.090 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "   -1.403              -5.612 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -1.403              -5.612 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991354 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654339991364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654339991491 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654339991493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.296 " "Worst-case setup slack is -1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296             -40.478 ROLL_NOT  " "   -1.296             -40.478 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075             -19.547 CLK  " "   -1.075             -19.547 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "    0.214               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    0.496               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    0.152               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "    0.156               0.000 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 CLK  " "    0.157               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 ROLL_NOT  " "    0.535               0.000 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.675 " "Worst-case recovery slack is -1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675             -35.629 CLK  " "   -1.675             -35.629 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    0.078               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.256 " "Worst-case removal slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 CLK  " "    0.256               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "    0.568               0.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -51.479 ROLL_NOT  " "   -3.000             -51.479 ROLL_NOT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.162 CLK  " "   -3.000             -35.162 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 count_and_reset:inst11\|counter:CNT\|q\[0\]  " "   -1.000              -4.000 count_and_reset:inst11\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 count_and_reset:inst2\|counter:CNT\|q\[0\]  " "   -1.000              -4.000 count_and_reset:inst2\|counter:CNT\|q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654339991498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654339991498 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654339992219 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654339992220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654339992243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  4 03:53:12 2022 " "Processing ended: Sat Jun  4 03:53:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654339992243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654339992243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654339992243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654339992243 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus Prime Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654339992952 ""}
