/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [14:0] _02_;
  reg [7:0] _03_;
  wire [18:0] _04_;
  reg [6:0] _05_;
  reg [4:0] _06_;
  wire [5:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [36:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [11:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [19:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_51z;
  wire [10:0] celloutsig_0_53z;
  wire [6:0] celloutsig_0_55z;
  wire [12:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~((celloutsig_0_15z[0] | celloutsig_0_0z[1]) & celloutsig_0_30z[10]);
  assign celloutsig_0_33z = ~((celloutsig_0_9z[1] | celloutsig_0_7z) & celloutsig_0_31z);
  assign celloutsig_0_34z = ~((celloutsig_0_19z[9] | celloutsig_0_25z[5]) & celloutsig_0_11z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_2z[8] | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_0_22z = ~((celloutsig_0_1z | celloutsig_0_0z[4]) & celloutsig_0_1z);
  assign celloutsig_0_37z = celloutsig_0_0z[4] | celloutsig_0_17z;
  assign celloutsig_0_51z = celloutsig_0_42z[1] | celloutsig_0_14z;
  assign celloutsig_0_8z = celloutsig_0_7z | in_data[26];
  assign celloutsig_0_89z = celloutsig_0_13z[1] | celloutsig_0_28z;
  assign celloutsig_0_17z = celloutsig_0_2z | _00_;
  assign celloutsig_0_2z = in_data[37] | celloutsig_0_1z;
  assign celloutsig_0_53z = { celloutsig_0_38z[6:3], celloutsig_0_12z, celloutsig_0_9z } + in_data[69:59];
  assign celloutsig_0_9z = _01_ + celloutsig_0_6z[3:0];
  assign celloutsig_0_10z = celloutsig_0_3z + { celloutsig_0_5z[12:11], celloutsig_0_2z, celloutsig_0_2z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_23z[7:1], celloutsig_0_7z };
  reg [18:0] _22_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 19'h00000;
    else _22_ <= { in_data[89:83], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_, _04_[14:13], _00_, _04_[11:0] } = _22_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _05_ <= 7'h00;
    else _05_ <= celloutsig_1_6z[10:4];
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _06_ <= 5'h00;
    else _06_ <= { celloutsig_1_1z[9:7], celloutsig_1_8z, celloutsig_1_12z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 15'h0000;
    else _02_ <= { in_data[79:71], celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_0_55z = { celloutsig_0_13z[1:0], celloutsig_0_6z } & { celloutsig_0_5z[10:5], celloutsig_0_37z };
  assign celloutsig_0_19z = { in_data[40:34], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_2z } & { celloutsig_0_5z[0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_24z = { celloutsig_0_3z[2:0], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_12z } & { celloutsig_0_19z[9:2], celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[176:175], celloutsig_1_3z } == celloutsig_1_6z[4:2];
  assign celloutsig_1_5z = celloutsig_1_1z[8:4] < in_data[106:102];
  assign celloutsig_0_12z = celloutsig_0_10z[3:1] % { 1'h1, in_data[24:23] };
  assign celloutsig_0_15z = celloutsig_0_10z % { 1'h1, celloutsig_0_13z[1:0], celloutsig_0_7z };
  assign celloutsig_0_11z = celloutsig_0_9z[1] ? { celloutsig_0_3z[1:0], celloutsig_0_7z } : celloutsig_0_0z[5:3];
  assign celloutsig_0_3z = in_data[89] ? celloutsig_0_0z[3:0] : { in_data[13:11], celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[2:0] != _01_[2:0];
  assign celloutsig_0_26z = { celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_1z } != { celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_5z = - { in_data[82:72], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = - in_data[117:108];
  assign celloutsig_1_2z = - { celloutsig_1_1z[8:0], celloutsig_1_1z };
  assign celloutsig_1_19z = - { celloutsig_1_4z[4:0], celloutsig_1_14z };
  assign celloutsig_0_73z = ~ { celloutsig_0_55z[6:1], celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_51z };
  assign celloutsig_1_6z = ~ { in_data[148:132], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_0z = | in_data[110:105];
  assign celloutsig_0_1z = | in_data[44:39];
  assign celloutsig_1_3z = ~^ celloutsig_1_1z[6:3];
  assign celloutsig_1_13z = ~^ { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_12z, _05_, _05_, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_27z = ~^ { _04_[11:7], celloutsig_0_21z };
  assign celloutsig_0_23z = celloutsig_0_19z[9:2] >> { celloutsig_0_12z[2:1], celloutsig_0_22z, celloutsig_0_6z };
  assign celloutsig_1_4z = celloutsig_1_1z[8:3] <<< celloutsig_1_2z[13:8];
  assign celloutsig_0_30z = { _02_[11:6], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_14z } >>> { celloutsig_0_10z[0], celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_1_7z = celloutsig_1_4z[3:1] >>> { celloutsig_1_6z[24:23], celloutsig_1_0z };
  assign celloutsig_0_18z = { celloutsig_0_0z[2:0], celloutsig_0_17z, celloutsig_0_1z } >>> { celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_20z = { in_data[38:6], celloutsig_0_9z } >>> { celloutsig_0_18z[0], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_16z, _01_, _04_[14:13], _00_, _04_[11:0], celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z } >>> { in_data[66:56], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[78:73] ~^ in_data[47:42];
  assign celloutsig_0_38z = { celloutsig_0_20z[18:13], celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_0z } ~^ { in_data[95:82], celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_10z };
  assign celloutsig_0_42z = { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_34z } ~^ _03_[7:5];
  assign celloutsig_0_6z = in_data[80:76] ~^ celloutsig_0_0z[4:0];
  assign celloutsig_0_88z = celloutsig_0_73z[3:1] ~^ celloutsig_0_53z[9:7];
  assign celloutsig_0_13z = { celloutsig_0_12z[2:1], celloutsig_0_8z } ~^ celloutsig_0_5z[12:10];
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_6z[24]) | celloutsig_1_2z[8]);
  assign celloutsig_1_11z = ~((_05_[1] & in_data[161]) | _05_[2]);
  assign celloutsig_0_16z = ~((_04_[13] & celloutsig_0_9z[2]) | celloutsig_0_10z[0]);
  assign celloutsig_1_14z = ~((in_data[137] & celloutsig_1_4z[4]) | (celloutsig_1_6z[11] & celloutsig_1_7z[1]));
  assign celloutsig_1_18z = ~((_06_[4] & celloutsig_1_10z) | (celloutsig_1_13z & celloutsig_1_2z[12]));
  assign celloutsig_0_14z = ~((celloutsig_0_5z[12] & celloutsig_0_11z[2]) | (_01_[1] & celloutsig_0_3z[3]));
  assign celloutsig_0_21z = ~((celloutsig_0_19z[3] & celloutsig_0_20z[29]) | (celloutsig_0_13z[0] & celloutsig_0_11z[0]));
  assign celloutsig_0_28z = ~((celloutsig_0_5z[9] & celloutsig_0_3z[3]) | (celloutsig_0_17z & celloutsig_0_16z));
  assign { _04_[18:15], _04_[12] } = { _01_, _00_ };
  assign { out_data[128], out_data[101:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
