

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Thu Oct 20 22:23:43 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_bitReverse
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3408|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    115|    -|
|Register         |        -|    -|    1091|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1091|   3523|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |add_ln50_fu_135_p2                 |         +|   0|  0|    12|          11|           1|
    |and_ln825_fu_160_p2                |       and|   0|  0|  1024|        1024|        1024|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|     2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op33_load_state1      |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op42_load_state2      |       and|   0|  0|     2|           1|           1|
    |icmp_ln50_fu_129_p2                |      icmp|   0|  0|    12|          11|          12|
    |p_Result_s_fu_166_p2               |      icmp|   0|  0|   179|        1024|           1|
    |shl_ln825_fu_154_p2                |       shl|   0|  0|  2171|           1|        1024|
    |ap_enable_pp0                      |       xor|   0|  0|     2|           1|           2|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0|  3408|        2076|        2068|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+------+-----------+
    |             Name             | LUT| Input Size| Bits | Total Bits|
    +------------------------------+----+-----------+------+-----------+
    |X_I_address0                  |  14|          3|    10|         30|
    |X_I_address1                  |  14|          3|    10|         30|
    |X_R_address0                  |  14|          3|    10|         30|
    |X_R_address1                  |  14|          3|    10|         30|
    |ap_NS_fsm                     |  14|          3|     1|          3|
    |ap_done_int                   |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_2          |   9|          2|    11|         22|
    |ap_sig_allocacmp_p_Val2_load  |   9|          2|  1024|       2048|
    |i_fu_54                       |   9|          2|    11|         22|
    |p_Val2_s_fu_58                |   9|          2|  1024|       2048|
    +------------------------------+----+-----------+------+-----------+
    |Total                         | 115|         25|  2112|       4265|
    +------------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------+------+----+------+-----------+
    |        Name        |  FF  | LUT| Bits | Const Bits|
    +--------------------+------+----+------+-----------+
    |X_I_addr_1_reg_253  |    10|   0|    10|          0|
    |X_I_addr_reg_243    |    10|   0|    10|          0|
    |X_R_addr_1_reg_248  |    10|   0|    10|          0|
    |X_R_addr_reg_238    |    10|   0|    10|          0|
    |add_ln50_reg_229    |    11|   0|    11|          0|
    |ap_CS_fsm           |     2|   0|     2|          0|
    |ap_done_reg         |     1|   0|     1|          0|
    |i_fu_54             |    11|   0|    11|          0|
    |icmp_ln50_reg_225   |     1|   0|     1|          0|
    |p_Result_s_reg_234  |     1|   0|     1|          0|
    |p_Val2_s_fu_58      |  1024|   0|  1024|          0|
    +--------------------+------+----+------+-----------+
    |Total               |  1091|   0|  1091|          0|
    +--------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|X_R_address0  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|           X_I|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln40 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:40]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln50 = store i1024 0, i1024 %p_Val2_s" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 12 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln50 = store i11 0, i11 %i" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 13 'store' 'store_ln50' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 14 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.88ns)   --->   "%icmp_ln50 = icmp_eq  i11 %i_2, i11 1024" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 17 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln50 = add i11 %i_2, i11 1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 19 'add' 'add_ln50' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.body.split, void %for.end" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 20 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load = load i1024 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i_2" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 22 'zext' 'i_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln1088 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 23 'specloopname' 'specloopname_ln1088' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln825 = zext i11 %i_2"   --->   Operation 24 'zext' 'zext_ln825' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln825 = shl i1024 1, i1024 %zext_ln825"   --->   Operation 25 'shl' 'shl_ln825' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln825 = and i1024 %shl_ln825, i1024 %p_Val2_load"   --->   Operation 26 'and' 'and_ln825' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (3.90ns) (out node of the LUT)   --->   "%p_Result_s = icmp_eq  i1024 %and_ln825, i1024 0"   --->   Operation 27 'icmp' 'p_Result_s' <Predicate = (!icmp_ln50)> <Delay = 3.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %p_Result_s, void %for.inc, void %if.then" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:51]   --->   Operation 28 'br' 'br_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln34_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i_2, i32 9, i32 0" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:34]   --->   Operation 29 'partselect' 'or_ln34_8' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln850 = zext i10 %or_ln34_8"   --->   Operation 30 'zext' 'zext_ln850' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i1024 @_ssdm_op_BitSet.i1024.i1024.i32.i1, i1024 %p_Val2_load, i32 %zext_ln850, i1 1"   --->   Operation 31 'bitset' 'p_Result_2' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %i_cast" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56]   --->   Operation 32 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%X_R_temp = load i10 %X_R_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56]   --->   Operation 33 'load' 'X_R_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %i_cast" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57]   --->   Operation 34 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%X_I_temp = load i10 %X_I_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57]   --->   Operation 35 'load' 'X_I_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %or_ln34_8"   --->   Operation 36 'zext' 'zext_ln587' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %zext_ln587" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 37 'getelementptr' 'X_R_addr_1' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 38 'load' 'X_R_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %zext_ln587" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 39 'getelementptr' 'X_I_addr_1' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 40 'load' 'X_I_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln62 = store i1024 %p_Result_2, i1024 %p_Val2_s" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:62]   --->   Operation 41 'store' 'store_ln62' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:64]   --->   Operation 53 'ret' 'ret_ln64' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%X_R_temp = load i10 %X_R_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:56]   --->   Operation 42 'load' 'X_R_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_temp = load i10 %X_I_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:57]   --->   Operation 43 'load' 'X_I_temp' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 44 'load' 'X_R_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 %X_R_load, i10 %X_R_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:58]   --->   Operation 45 'store' 'store_ln58' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 46 'load' 'X_I_load' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %X_I_load, i10 %X_I_addr" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:59]   --->   Operation 47 'store' 'store_ln59' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %X_R_temp, i10 %X_R_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:60]   --->   Operation 48 'store' 'store_ln60' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %X_I_temp, i10 %X_I_addr_1" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:61]   --->   Operation 49 'store' 'store_ln61' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:62]   --->   Operation 50 'br' 'br_ln62' <Predicate = (!icmp_ln50 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln50 = store i11 %add_ln50, i11 %i" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 51 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.body" [../FFT/FFT/HLS/1_Subcomponents/1_bit_reverse/bit_reverse.cpp:50]   --->   Operation 52 'br' 'br_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 011]
p_Val2_s            (alloca           ) [ 010]
spectopmodule_ln40  (spectopmodule    ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specbitsmap_ln0     (specbitsmap      ) [ 000]
specinterface_ln0   (specinterface    ) [ 000]
specbitsmap_ln0     (specbitsmap      ) [ 000]
store_ln50          (store            ) [ 000]
store_ln50          (store            ) [ 000]
br_ln50             (br               ) [ 000]
i_2                 (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
icmp_ln50           (icmp             ) [ 011]
empty               (speclooptripcount) [ 000]
add_ln50            (add              ) [ 001]
br_ln50             (br               ) [ 000]
p_Val2_load         (load             ) [ 000]
i_cast              (zext             ) [ 000]
specloopname_ln1088 (specloopname     ) [ 000]
zext_ln825          (zext             ) [ 000]
shl_ln825           (shl              ) [ 000]
and_ln825           (and              ) [ 000]
p_Result_s          (icmp             ) [ 011]
br_ln51             (br               ) [ 000]
or_ln34_8           (partselect       ) [ 000]
zext_ln850          (zext             ) [ 000]
p_Result_2          (bitset           ) [ 000]
X_R_addr            (getelementptr    ) [ 001]
X_I_addr            (getelementptr    ) [ 001]
zext_ln587          (zext             ) [ 000]
X_R_addr_1          (getelementptr    ) [ 001]
X_I_addr_1          (getelementptr    ) [ 001]
store_ln62          (store            ) [ 000]
X_R_temp            (load             ) [ 000]
X_I_temp            (load             ) [ 000]
X_R_load            (load             ) [ 000]
store_ln58          (store            ) [ 000]
X_I_load            (load             ) [ 000]
store_ln59          (store            ) [ 000]
store_ln60          (store            ) [ 000]
store_ln61          (store            ) [ 000]
br_ln62             (br               ) [ 000]
store_ln50          (store            ) [ 000]
br_ln50             (br               ) [ 000]
ret_ln64            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i1024.i1024.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_Val2_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="X_R_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="11" slack="0"/>
<pin id="66" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="10" slack="0"/>
<pin id="75" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="0"/>
<pin id="77" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_temp/1 X_R_load/1 store_ln58/2 store_ln60/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="X_I_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="10" slack="0"/>
<pin id="92" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
<pin id="94" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_temp/1 X_I_load/1 store_ln59/2 store_ln61/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="X_R_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="X_I_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln50_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1024" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln50_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_2_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln50_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln50_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_Val2_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1024" slack="0"/>
<pin id="143" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln825_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln825/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln825_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln825/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="and_ln825_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1024" slack="0"/>
<pin id="162" dir="0" index="1" bw="1024" slack="0"/>
<pin id="163" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln825/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Result_s_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1024" slack="0"/>
<pin id="168" dir="0" index="1" bw="1024" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="or_ln34_8_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln34_8/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln850_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln850/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Result_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1024" slack="0"/>
<pin id="188" dir="0" index="1" bw="1024" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="0" index="3" bw="1" slack="0"/>
<pin id="191" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln587_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln62_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1024" slack="0"/>
<pin id="204" dir="0" index="1" bw="1024" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln50_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="1"/>
<pin id="209" dir="0" index="1" bw="11" slack="1"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="218" class="1005" name="p_Val2_s_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1024" slack="0"/>
<pin id="220" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="225" class="1005" name="icmp_ln50_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="229" class="1005" name="add_ln50_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="1"/>
<pin id="231" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_Result_s_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="238" class="1005" name="X_R_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="1"/>
<pin id="240" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="X_I_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="X_R_addr_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="X_I_addr_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="52" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="95"><net_src comp="79" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="52" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="112"><net_src comp="69" pin="3"/><net_sink comp="69" pin=4"/></net>

<net id="113"><net_src comp="86" pin="3"/><net_sink comp="86" pin=4"/></net>

<net id="114"><net_src comp="69" pin="7"/><net_sink comp="69" pin=1"/></net>

<net id="115"><net_src comp="86" pin="7"/><net_sink comp="86" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="126" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="126" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="153"><net_src comp="126" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="141" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="126" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="141" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="172" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="206"><net_src comp="186" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="214"><net_src comp="54" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="221"><net_src comp="58" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="228"><net_src comp="129" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="135" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="237"><net_src comp="166" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="62" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="246"><net_src comp="79" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="251"><net_src comp="96" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="256"><net_src comp="104" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {2 }
	Port: X_I | {2 }
 - Input state : 
	Port: bit_reverse : X_R | {1 2 }
	Port: bit_reverse : X_I | {1 2 }
  - Chain level:
	State 1
		store_ln50 : 1
		store_ln50 : 1
		i_2 : 1
		icmp_ln50 : 2
		add_ln50 : 2
		br_ln50 : 3
		p_Val2_load : 1
		i_cast : 2
		zext_ln825 : 2
		shl_ln825 : 3
		and_ln825 : 4
		p_Result_s : 4
		br_ln51 : 5
		or_ln34_8 : 2
		zext_ln850 : 3
		p_Result_2 : 4
		X_R_addr : 3
		X_R_temp : 4
		X_I_addr : 3
		X_I_temp : 4
		zext_ln587 : 3
		X_R_addr_1 : 4
		X_R_load : 5
		X_I_addr_1 : 4
		X_I_load : 5
		store_ln62 : 5
	State 2
		store_ln58 : 1
		store_ln59 : 1
		store_ln60 : 1
		store_ln61 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    and   |  and_ln825_fu_160 |    0    |   1024  |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln50_fu_129 |    0    |    11   |
|          | p_Result_s_fu_166 |    0    |   179   |
|----------|-------------------|---------|---------|
|    shl   |  shl_ln825_fu_154 |    0    |    24   |
|----------|-------------------|---------|---------|
|    add   |  add_ln50_fu_135  |    0    |    12   |
|----------|-------------------|---------|---------|
|          |   i_cast_fu_144   |    0    |    0    |
|   zext   | zext_ln825_fu_150 |    0    |    0    |
|          | zext_ln850_fu_182 |    0    |    0    |
|          | zext_ln587_fu_196 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|  or_ln34_8_fu_172 |    0    |    0    |
|----------|-------------------|---------|---------|
|  bitset  | p_Result_2_fu_186 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   1250  |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_I_addr_1_reg_253|   10   |
| X_I_addr_reg_243 |   10   |
|X_R_addr_1_reg_248|   10   |
| X_R_addr_reg_238 |   10   |
| add_ln50_reg_229 |   11   |
|     i_reg_211    |   11   |
| icmp_ln50_reg_225|    1   |
|p_Result_s_reg_234|    1   |
| p_Val2_s_reg_218 |  1024  |
+------------------+--------+
|       Total      |  1088  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_86 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_86 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1250  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |  1088  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1088  |  1286  |
+-----------+--------+--------+--------+
