#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-o' 'sim' '+v2k' '+vc' '-sverilog' '-timescale=1ns/1ps' '+vcs+lic+wait' '+multisource_int_delays' '+neg_tchk' '+incdir+' '+plusarg_save' '+overlap' '+warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF' '-full64' '-cc' 'gcc' '+libext+.v+.vlib+.vh' '../sys_defs.svh' '../POOL_BIAS_ACT/POOL_BIAS_ACT.v' 'verilog/POOLING_top.v' 'verilog/pool_max.v' 'verilog/CMP.v' 'verilog/pool_avg.v' 'verilog/divider_pipe.v' '../CNN/verilog/adder_tree.v' '../CNN/verilog/adder_1bit.v' '../POOL_BIAS_ACT/ReLU.v' '../sys_defs.svh' 'testbench/POOL_BIAS_ACT_testbench.sv' 2>&1
