# 5-Stage-Pipelined-CPU-Design
The repository contains code for my pipelined 5 stage cpu design implementing basic mips commands as well as my own design for an ALU, Regfile, and Multiplication &amp; Division circuit
