From 977d9977135add672dd07034f010acd93108ed2a Mon Sep 17 00:00:00 2001
From: Bai Ping <b51503@freescale.com>
Date: Mon, 17 Aug 2015 17:01:03 +0800
Subject: [PATCH 0226/5242] MLK-11365-01 ARM: imx: correct the code indent

commit  1fff12b4105cbab9c7072ddbb2426b0dc37c7561 from
https://source.codeaurora.org/external/imx/linux-imx.git

fix the typo of code indent.

Signed-off-by: Bai Ping <b51503@freescale.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 arch/arm/mach-imx/suspend-imx6.S |   76 +++++++++++++++++++-------------------
 1 file changed, 38 insertions(+), 38 deletions(-)

diff --git a/arch/arm/mach-imx/suspend-imx6.S b/arch/arm/mach-imx/suspend-imx6.S
index 85bde11..d2d216d 100644
--- a/arch/arm/mach-imx/suspend-imx6.S
+++ b/arch/arm/mach-imx/suspend-imx6.S
@@ -77,44 +77,44 @@
 
 	.align 3
 
-       /* Check if the cpu is cortex-a7 */
-       .macro is_cortex_a7
-
-       /* Read the primary cpu number is MPIDR */
-       mrc     p15, 0, r5, c0, c0, 0
-       ldr     r6, =0xfff0
-       and     r5, r5, r6
-       ldr     r6, =0xc070
-       cmp     r5, r6
-
-       .endm
-
-       .macro  disable_l1_cache
-
-       /*
-        * Flush all data from the L1 data cache before disabling
-        * SCTLR.C bit.
-        */
-       push    {r0 - r10, lr}
-       ldr     r7, =v7_flush_dcache_all
-       mov     lr, pc
-       mov     pc, r7
-       pop     {r0 - r10, lr}
-
-       /* disable d-cache */
-       mrc     p15, 0, r7, c1, c0, 0
-       bic     r7, r7, #(1 << 2)
-       mcr     p15, 0, r7, c1, c0, 0
-       dsb
-       isb
-
-       push    {r0 -r10, lr}
-       ldr     r7, = v7_flush_dcache_all
-       mov     lr, pc
-       mov     pc , r7
-       pop     {r0 -r10, lr}
-
-       .endm
+	/* Check if the cpu is cortex-a7 */
+	.macro is_cortex_a7
+
+	/* Read the primary cpu number is MPIDR */
+	mrc     p15, 0, r5, c0, c0, 0
+	ldr     r6, =0xfff0
+	and     r5, r5, r6
+	ldr     r6, =0xc070
+	cmp     r5, r6
+
+	.endm
+
+	.macro  disable_l1_cache
+
+	/*
+	 * Flush all data from the L1 data cache before disabling
+	 * SCTLR.C bit.
+	 */
+	push    {r0 - r10, lr}
+	ldr     r7, =v7_flush_dcache_all
+	mov     lr, pc
+	mov     pc, r7
+	pop     {r0 - r10, lr}
+
+	/* disable d-cache */
+	mrc     p15, 0, r7, c1, c0, 0
+	bic     r7, r7, #(1 << 2)
+	mcr     p15, 0, r7, c1, c0, 0
+	dsb
+	isb
+
+	push    {r0 -r10, lr}
+	ldr     r7, = v7_flush_dcache_all
+	mov     lr, pc
+	mov     pc , r7
+	pop     {r0 -r10, lr}
+
+	.endm
 
 	.macro  sync_l2_cache
 
-- 
1.7.9.5

