Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Nov  9 19:11:23 2022
| Host              : cad113.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -file SoC_wrapper_clock_utilization_routed.rpt
| Design            : SoC_wrapper
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.28 05-08-2020
| Temperature Grade : E
| Design State      : Routed
----------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Device Cell Placement Summary for Global Clock g23
32. Device Cell Placement Summary for Global Clock g24
33. Clock Region Cell Placement per Global Clock: Region X2Y0
34. Clock Region Cell Placement per Global Clock: Region X3Y0
35. Clock Region Cell Placement per Global Clock: Region X4Y0
36. Clock Region Cell Placement per Global Clock: Region X5Y0
37. Clock Region Cell Placement per Global Clock: Region X6Y0
38. Clock Region Cell Placement per Global Clock: Region X7Y0
39. Clock Region Cell Placement per Global Clock: Region X1Y1
40. Clock Region Cell Placement per Global Clock: Region X2Y1
41. Clock Region Cell Placement per Global Clock: Region X3Y1
42. Clock Region Cell Placement per Global Clock: Region X4Y1
43. Clock Region Cell Placement per Global Clock: Region X5Y1
44. Clock Region Cell Placement per Global Clock: Region X6Y1
45. Clock Region Cell Placement per Global Clock: Region X7Y1
46. Clock Region Cell Placement per Global Clock: Region X2Y2
47. Clock Region Cell Placement per Global Clock: Region X3Y2
48. Clock Region Cell Placement per Global Clock: Region X4Y2
49. Clock Region Cell Placement per Global Clock: Region X5Y2
50. Clock Region Cell Placement per Global Clock: Region X6Y2
51. Clock Region Cell Placement per Global Clock: Region X7Y2
52. Clock Region Cell Placement per Global Clock: Region X1Y3
53. Clock Region Cell Placement per Global Clock: Region X2Y3
54. Clock Region Cell Placement per Global Clock: Region X3Y3
55. Clock Region Cell Placement per Global Clock: Region X4Y3
56. Clock Region Cell Placement per Global Clock: Region X5Y3
57. Clock Region Cell Placement per Global Clock: Region X6Y3
58. Clock Region Cell Placement per Global Clock: Region X7Y3
59. Clock Region Cell Placement per Global Clock: Region X0Y4
60. Clock Region Cell Placement per Global Clock: Region X1Y4
61. Clock Region Cell Placement per Global Clock: Region X2Y4
62. Clock Region Cell Placement per Global Clock: Region X3Y4
63. Clock Region Cell Placement per Global Clock: Region X4Y4
64. Clock Region Cell Placement per Global Clock: Region X5Y4
65. Clock Region Cell Placement per Global Clock: Region X6Y4
66. Clock Region Cell Placement per Global Clock: Region X7Y4
67. Clock Region Cell Placement per Global Clock: Region X0Y5
68. Clock Region Cell Placement per Global Clock: Region X1Y5
69. Clock Region Cell Placement per Global Clock: Region X2Y5
70. Clock Region Cell Placement per Global Clock: Region X3Y5
71. Clock Region Cell Placement per Global Clock: Region X4Y5
72. Clock Region Cell Placement per Global Clock: Region X5Y5
73. Clock Region Cell Placement per Global Clock: Region X6Y5
74. Clock Region Cell Placement per Global Clock: Region X7Y5
75. Clock Region Cell Placement per Global Clock: Region X0Y6
76. Clock Region Cell Placement per Global Clock: Region X1Y6
77. Clock Region Cell Placement per Global Clock: Region X2Y6
78. Clock Region Cell Placement per Global Clock: Region X3Y6
79. Clock Region Cell Placement per Global Clock: Region X4Y6
80. Clock Region Cell Placement per Global Clock: Region X5Y6
81. Clock Region Cell Placement per Global Clock: Region X6Y6
82. Clock Region Cell Placement per Global Clock: Region X7Y6
83. Clock Region Cell Placement per Global Clock: Region X0Y7
84. Clock Region Cell Placement per Global Clock: Region X1Y7
85. Clock Region Cell Placement per Global Clock: Region X2Y7
86. Clock Region Cell Placement per Global Clock: Region X3Y7
87. Clock Region Cell Placement per Global Clock: Region X4Y7
88. Clock Region Cell Placement per Global Clock: Region X5Y7
89. Clock Region Cell Placement per Global Clock: Region X6Y7
90. Clock Region Cell Placement per Global Clock: Region X7Y7

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    3 |       288 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        96 |   0 |            0 |      0 |
| BUFG_GT    |   22 |       576 |   0 |            0 |      0 |
| MMCM       |    0 |        12 |   0 |            0 |      0 |
| PLL        |    0 |        24 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y92 | X7Y3         | X7Y3 | group_i0          |                55 |      223996 |               0 |        4.000 | clk                                                                                                                                                                                                                                                                                                                                                                                                                                      | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                                           | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                  |
| g1        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y84 | X7Y3         | X7Y3 | group_i0          |                 5 |        6092 |               0 |        2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                           | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                  |
| g2        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y86 | X7Y3         | X7Y3 |                   |                 4 |        4463 |               0 |        4.000 | pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                 |
| g3        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y77 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y80 | X7Y3         | X7Y1 |                   |                 2 |          13 |               0 |     1000.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                            | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                            | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                   |
| g5        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y79 | X7Y3         | X7Y0 |                   |                 1 |           1 |               0 |        8.000 | SoC_xdma_0_0_pcie4c_ip_gt_top_i_n_116                                                                                                                                                                                                                                                                                                                                                                                                    | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                           | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                  |
| g6        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y24 | X7Y1         | X7Y1 |                   |                 4 |        6976 |               0 |       10.000 | pcie_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                        | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                                                      | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                     |
| g7        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y64  | X4Y2         | X5Y1 |                   |                 2 |         460 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                    |
| g8        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y9  | X7Y0         | X7Y0 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g9        | src4      | BUFG_GT/O       | None       | BUFG_GT_X1Y54 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g10       | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y65 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y75 | X7Y3         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y83 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y91 | X7Y3         | X7Y3 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | src9      | BUFG_GT/O       | None       | BUFG_GT_X1Y21 | X7Y0         | X7Y0 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g15       | src10     | BUFG_GT/O       | None       | BUFG_GT_X1Y22 | X7Y0         | X7Y0 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g16       | src11     | BUFG_GT/O       | None       | BUFG_GT_X1Y4  | X7Y0         | X7Y0 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g17       | src12     | BUFG_GT/O       | None       | BUFG_GT_X1Y37 | X7Y1         | X7Y1 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g18       | src13     | BUFG_GT/O       | None       | BUFG_GT_X1Y26 | X7Y1         | X7Y1 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g19       | src14     | BUFG_GT/O       | None       | BUFG_GT_X1Y47 | X7Y1         | X7Y1 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g20       | src15     | BUFG_GT/O       | None       | BUFG_GT_X1Y34 | X7Y1         | X7Y1 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g21       | src16     | BUFG_GT/O       | None       | BUFG_GT_X1Y49 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g22       | src17     | BUFG_GT/O       | None       | BUFG_GT_X1Y63 | X7Y2         | X7Y2 |                   |                 1 |          31 |               0 |        5.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g23       | src18     | BUFGCE/O        | None       | BUFGCE_X0Y162 | X4Y6         | X4Y6 | n/a               |                 2 |           0 |            2048 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                                      | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_bufg_place/O                                                                                                                                                                                                                                                                                                    | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_0[0]                                                                                                                                                                                                                                                                                             |
| g24       | src19     | BUFGCE/O        | None       | BUFGCE_X0Y18  | X4Y0         | X4Y0 | n/a               |                 2 |           0 |            1190 |          n/a | n/a                                                                                                                                                                                                                                                                                                                                                                                                                                      | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_bufg_place/O                                                                                                                                                                                                                                                                                                   | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                             |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                                                                                                                                                                                                                                                                                                                                            | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src1      | g6        | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | pcie_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                       | SoC_i/util_ds_buf/U0/USE_IBUFDS_GTE4.GEN_IBUFDS_GTE4[0].IBUFDS_GTE4_I/ODIV2                                                                                                                                                                                                                                                                                                                                             | SoC_i/util_ds_buf/U0/IBUF_DS_ODIV2[0]                                                                                                                                                                                                                                                                                                                                |
| src2      | g7        | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                                                 |
| src3      | g8        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                               | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src4      | g9        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10 | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_2                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src5      | g10       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11 | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_2                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src6      | g11       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12 | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_3                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src7      | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13 | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_3                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src8      | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14 | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_3                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src9      | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                               | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src10     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                                               | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src11     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                                               | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src12     | g17       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src13     | g18       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src14     | g19       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src15     | g20       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_1                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src16     | g21       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_2                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src17     | g22       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_2                                                                                                                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src18     | g23       | FDCE/Q                 | None                | SLICE_X130Y334      | X4Y5         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                                         | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg/Q                                                                                                                                                                                                                                                                                              | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_0[0]_bufg_place                                                                                                                                                                                                                             |
| src19     | g24       | FDCE/Q                 | None                | SLICE_X211Y20       | X7Y0         |           1 |               0 |                     |                                                                                                                                                                                                                                                                                                                                                                                                                         | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2/Q                                                                                                                                                                                                                                                                                             | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0_bufg_place                                                                                                                                                                                                                             |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     6 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     1 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       1 |
| X1Y0              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      1 |      24 |   1432 |   36480 |      0 |    7680 |     24 |      72 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |    947 |   21120 |      0 |    5760 |      6 |      24 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |      2 |      24 |   7444 |   27840 |      0 |    6240 |      7 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X5Y0              |      2 |      24 |   8918 |   28800 |      0 |    6720 |     10 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      3 |      24 |   8525 |   28800 |    666 |    6720 |     24 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |     10 |      24 |  12243 |   25920 |    745 |    6720 |     40 |      48 |      0 |       0 |      0 |      36 |      4 |       4 |      1 |       1 |
| X0Y1              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y1              |      1 |      24 |      0 |   24960 |      0 |    6720 |      8 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      1 |      24 |   2424 |   36480 |     48 |    7680 |     54 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      1 |      24 |   4043 |   21120 |    323 |    5760 |     22 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      1 |      24 |   7155 |   27840 |    258 |    6240 |     48 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |      3 |      24 |   7401 |   28800 |     32 |    6720 |     22 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |      3 |      24 |    659 |   28800 |    278 |    6720 |      9 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     10 |      24 |   6045 |   25920 |    107 |    6720 |     20 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y2              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      1 |      24 |    213 |   36480 |     64 |    7680 |     20 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      1 |      24 |   1107 |   21120 |    193 |    5760 |     13 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      2 |      24 |   8332 |   27840 |    453 |    6240 |     47 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |      2 |      24 |   1651 |   28800 |    256 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |      1 |      24 |     16 |   28800 |      0 |    6720 |     18 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |      9 |      24 |   1942 |   25920 |      4 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      1 |      24 |      6 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      1 |      24 |     34 |   34560 |      0 |    6720 |      4 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |     23 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      1 |      24 |    153 |   25920 |     32 |    5280 |      6 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |      0 |   26880 |      0 |    5760 |      4 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      1 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |      6 |      24 |   1731 |   24000 |      4 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y4              |      1 |      24 |   8053 |   27840 |      0 |    5760 |     43 |      48 |      0 |       0 |     95 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      1 |      24 |   6871 |   23040 |      0 |    5760 |     36 |      48 |      0 |      16 |     75 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      1 |      24 |   5205 |   34560 |      0 |    6720 |     64 |      72 |      0 |       0 |    108 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      1 |      24 |   2006 |   19200 |      0 |    4800 |     15 |      24 |      0 |      16 |     46 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      1 |      24 |   2178 |   25920 |      0 |    5280 |     36 |      48 |      0 |      16 |     94 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      1 |      24 |   1469 |   26880 |      0 |    5760 |     12 |      24 |      0 |      16 |     63 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |      1 |      24 |   1598 |   26880 |      0 |    5760 |     14 |      24 |      0 |      16 |     68 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      1 |      24 |   1287 |   24000 |      0 |    5760 |     26 |      48 |      0 |       0 |     38 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      1 |      24 |  13403 |   29760 |      0 |    6720 |     46 |      48 |      0 |       0 |     90 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      1 |      24 |  10634 |   24960 |      0 |    6720 |     48 |      48 |      0 |      16 |     67 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      1 |      24 |   8682 |   36480 |      0 |    7680 |     64 |      72 |      0 |       0 |    109 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      1 |      24 |   4265 |   21120 |      8 |    5760 |     22 |      24 |      0 |      16 |     31 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      2 |      24 |   4943 |   27840 |      0 |    6240 |     40 |      48 |      0 |      16 |     65 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      2 |      24 |   1931 |   28800 |      0 |    6720 |     12 |      24 |      0 |      16 |     61 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      1 |      24 |   3304 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     83 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      1 |      24 |   1187 |   25920 |      0 |    6720 |     34 |      48 |      0 |       0 |     37 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      1 |      24 |   5030 |   29760 |      0 |    6720 |     26 |      48 |      0 |       0 |     73 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      1 |      24 |   6074 |   24960 |      0 |    6720 |     40 |      48 |      0 |      16 |     64 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      1 |      24 |   4173 |   36480 |      0 |    7680 |     57 |      72 |      0 |       0 |     51 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      1 |      24 |   4660 |   21120 |      0 |    5760 |     12 |      24 |      0 |      16 |     32 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      1 |      24 |   7383 |   27840 |      0 |    6240 |     44 |      48 |      0 |      16 |     71 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      1 |      24 |   6204 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     80 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      1 |      24 |   5826 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |     69 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      1 |      24 |   7396 |   25920 |      0 |    6720 |     38 |      48 |      0 |       0 |     40 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      1 |      24 |    570 |   27840 |      0 |    5760 |      2 |      48 |      0 |       0 |     13 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      1 |      24 |   2781 |   23040 |      0 |    5760 |     22 |      48 |      0 |      16 |     42 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      1 |      24 |   5913 |   34560 |      0 |    6720 |     50 |      72 |      0 |       0 |     60 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      1 |      24 |   3824 |   19200 |      0 |    4800 |     14 |      24 |      0 |      16 |     42 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      1 |      24 |   5064 |   25920 |      0 |    5280 |     36 |      48 |      0 |      16 |     75 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      1 |      24 |   4962 |   26880 |      0 |    5760 |     20 |      24 |      0 |      16 |     59 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      1 |      24 |   1871 |   26880 |      0 |    5760 |     18 |      24 |      0 |      16 |     26 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      1 |      24 |   2273 |   24000 |      0 |    5760 |     16 |      48 |      0 |       0 |     30 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y6  |  1 |  1 |  1 |  1 |  2 |  1 |  1 |  1 |
| Y5  |  1 |  1 |  1 |  1 |  2 |  2 |  1 |  1 |
| Y4  |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |
| Y3  |  0 |  1 |  1 |  1 |  1 |  1 |  1 | 10 |
| Y2  |  0 |  0 |  1 |  1 |  2 |  2 |  1 | 11 |
| Y1  |  0 |  1 |  1 |  1 |  1 |  3 |  3 | 11 |
| Y0  |  0 |  0 |  1 |  1 |  2 |  2 |  3 | 10 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    1 |    24 |  4.17 |    5 |    24 | 20.83 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X6Y1              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y1              |    2 |    24 |  8.33 |   10 |    24 | 41.67 |    2 |    24 |  8.33 |    5 |    24 | 20.83 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y2              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    3 |    24 | 12.50 |    5 |    24 | 20.83 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y3              |    9 |    24 | 37.50 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X0Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y5              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X0Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X7Y3              | clk   |       4.000 | {0.000 2.000} | X7Y3     |      221236 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+--------+--------+-------+-------+-------+-------+-------+-----------+-----------------------+
|     | X0     | X1     | X2    | X3    | X4    | X5    | X6    | X7        | HORIZONTAL PROG DELAY |
+-----+--------+--------+-------+-------+-------+-------+-------+-----------+-----------------------+
| Y11 |      0 |      0 |     0 |     0 |     0 |     0 |     0 |         0 |                     0 |
| Y10 |      0 |      0 |     0 |     0 |     0 |     0 |     0 |         0 |                     0 |
| Y9  |      0 |      0 |     0 |     0 |     0 |     0 |     0 |         0 |                     0 |
| Y8  |      0 |      0 |     0 |     0 |     0 |     0 |     0 |         0 |                     0 |
| Y7  |    584 |   2834 |  5998 |  3873 |  5157 |  5031 |  1906 |      2311 |                     0 |
| Y6  |   5116 |   6158 |  4253 |  4698 |  7476 |  6296 |  5907 |      7455 |                     1 |
| Y5  |  13516 |  10726 |  8824 |  4315 |  5028 |  1998 |  3399 |      1241 |                     2 |
| Y4  |   8170 |   6964 |  5346 |  2060 |  2290 |  1538 |  1673 |      1338 |                     3 |
| Y3  |      0 |      6 |    36 |    23 |   188 |     2 |     0 | (R) (D) 0 |                     3 |
| Y2  |      0 |      0 |   287 |  1307 |  8510 |  1919 |    25 |         0 |                     2 |
| Y1  |      0 |      4 |  2499 |  4377 |  7437 |  7164 |    67 |      2411 |                     1 |
| Y0  |      0 |      0 |  1444 |   950 |  7448 |  8923 |  8720 |      4010 |                     0 |
+-----+--------+--------+-------+-------+-------+-------+-------+-----------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                      |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X7Y3              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK |       2.000 | {0.000 1.000} | X7Y3     |        6063 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+------+------+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5   | X6   | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+------+------+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |    0 |    0 | (R) (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |    0 |    0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  280 |  875 |       510 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |    0 |  483 |      3915 |                     0 |
+-----+----+----+----+----+----+------+------+-----------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                       |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X7Y3              | pipe_clk |       4.000 | {0.000 2.000} | X7Y3     |        4399 |        0 |              0 |       16 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 44 |                     3 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         79 |                     2 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       1000 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       3292 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X7Y3              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                         | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                     |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X7Y3              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1     |          13 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      5 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 8 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                      |
+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X7Y3              | SoC_xdma_0_0_pcie4c_ip_gt_top_i_n_116 |       8.000 | {0.000 4.000} | X7Y0     |           1 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+---------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                   |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
| g6        | BUFG_GT/O       | X7Y1              | pcie_refclk_clk_p |      10.000 | {0.000 5.000} | X7Y1     |        6940 |        0 |              0 |       20 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0 |
+-----------+-----------------+-------------------+-------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1607 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1716 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 1959 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1678 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g7        | BUFGCE/O        | X4Y2              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X5Y1     |         458 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----------+-------+----+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4       | X5    | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----------+-------+----+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  (D) 299 |     0 |  0 |    0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |        0 | (R) 0 |  0 |  159 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |        0 |     0 |  0 |    0 |                     0 |
+-----+----+----+----+----+----------+-------+----+------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X7Y0              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y0     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X7Y2              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X7Y2              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X7Y3              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X7Y3              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X7Y3              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y3     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X7Y0              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y0     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X7Y0              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y0     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X7Y0              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y0     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X7Y1              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y1     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X7Y1              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y1     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X7Y1              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y1     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X7Y1              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y1     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X7Y2              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X7Y2              | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.000 | {0.000 2.500} | X7Y2     |          31 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


31. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
| g23       | BUFGCE/O        | X4Y6              |       |             |               | X4Y6     |        2048 |        0 |              0 |        0 | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_0[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+------+----+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5   | X6 | X7 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+------+----+----+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 | (R) (D) 0 |    0 |  0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |      1726 |  322 |  0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |         0 |    0 |  0 |  0 |                     0 |
+-----+----+----+----+----+-----------+------+----+----+-----------------------+


32. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
| g24       | BUFGCE/O        | X4Y0              |       |             |               | X4Y0     |        1190 |        0 |              0 |        0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+-----------+----+------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4        | X5 | X6   | X7   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+-----------+----+------+------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |         0 |  0 |    0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 | (R) (D) 0 |  0 |  820 |  370 |                     0 |
+-----+----+----+----+----+-----------+----+------+------+-----------------------+


33. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1444 |               0 | 1432 |      0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         950 |               0 | 947 |      0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        7448 |               0 | 7444 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g24+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        8923 |               0 | 8918 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g24+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        8720 |               0 | 8042 |    666 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g1        | 12    | BUFG_GT/O       | None       |         483 |               0 |  483 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK      |
| g24       | 18    | BUFGCE/O        | None       |           0 |             820 |  820 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


38. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        4010 |               0 | 3470 |    540 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                 |
| g6        | 0     | BUFG_GT/O       | None       |        1678 |               0 | 1669 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 12    | BUFG_GT/O       | None       |        3915 |               0 | 3693 |    201 |   20 |    0 |   0 |  0 |    0 |   0 |       1 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                 |
| g2        | 14    | BUFG_GT/O       | None       |        3292 |               0 | 3287 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                |
| g8        | 9     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | 21    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | 22    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16       | 4     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 7     | BUFG_GT/O       | None       |           1 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                 |
| g24       | 18    | BUFGCE/O        | None       |           0 |             370 |  370 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


39. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |           4 |               0 |  0 |      0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2499 |               0 | 2424 |     48 |   27 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        4377 |               0 | 4043 |    323 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        7437 |               0 | 7155 |    258 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        7164 |               0 | 7121 |     32 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1        | 12    | BUFG_GT/O       | None       |         280 |               0 |  280 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g7+       | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |          67 |               0 |  62 |      0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g1        | 12    | BUFG_GT/O       | None       |         875 |               0 | 597 |    278 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
| g7+       | 16    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2411 |               0 | 2403 |      0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                 |
| g6        | 0     | BUFG_GT/O       | None       |        1959 |               0 | 1943 |     11 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                    |
| g1        | 12    | BUFG_GT/O       | None       |         510 |               0 |  412 |     96 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                 |
| g2        | 14    | BUFG_GT/O       | None       |        1000 |               0 |  996 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                |
| g7        | 16    | BUFGCE/O        | None       |         159 |               0 |  159 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                   |
| g17       | 13    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | 2     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | 23    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20       | 10    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 8     | BUFG_GT/O       | None       |           8 |               0 |    8 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                  |
| g5+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         287 |               0 | 213 |     64 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1307 |               0 | 1107 |    193 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        8510 |               0 | 8033 |    453 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 16    | BUFGCE/O        | None       |         299 |               0 |  299 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


49. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1919 |               0 | 1651 |    256 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 16    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |          25 |               0 | 16 |      0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 20    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                  |
| g6        | 0     | BUFG_GT/O       | None       |        1716 |               0 | 1707 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                     |
| g1+       | 12    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                  |
| g2        | 14    | BUFG_GT/O       | None       |          79 |               0 |   75 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                 |
| g9        | 6     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g10       | 17    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | 3     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g21       | 1     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g22       | 15    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g4        | 8     | BUFG_GT/O       | None       |           5 |               0 |    5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                   |
| g5+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


52. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |           6 |               0 |  6 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |          36 |               0 | 34 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


54. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |          23 |               0 | 23 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


55. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         188 |               0 | 153 |     32 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |           2 |               0 |  0 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0+       | 20    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


58. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0+       | 20    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                  |
| g6        | 0     | BUFG_GT/O       | None       |        1607 |               0 | 1598 |      4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                     |
| g1+       | 12    | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                  |
| g2        | 14    | BUFG_GT/O       | None       |          44 |               0 |   40 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                 |
| g11+      | 3     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | 11    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | 19    | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 5     | BUFG_GT/O       | None       |          31 |               0 |   31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/SoC_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.SoC_xdma_0_0_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 8     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                   |
| g5+       | 7     | BUFG_GT/O       | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X0Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        8170 |               0 | 8053 |      0 |   22 |    0 |  95 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X1Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        6964 |               0 | 6871 |      0 |   18 |    0 |  75 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X2Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5346 |               0 | 5205 |      0 |   33 |    0 | 108 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


62. Clock Region Cell Placement per Global Clock: Region X3Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2060 |               0 | 2006 |      0 |    8 |    0 |  46 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


63. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2290 |               0 | 2178 |      0 |   18 |    0 |  94 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


64. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1538 |               0 | 1469 |      0 |    6 |    0 |  63 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1673 |               0 | 1598 |      0 |    7 |    0 |  68 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


66. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1338 |               0 | 1287 |      0 |   13 |    0 |  38 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


67. Clock Region Cell Placement per Global Clock: Region X0Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |       13516 |               0 | 13403 |      0 |   23 |    0 |  90 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X1Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |       10726 |               0 | 10634 |      0 |   25 |    0 |  67 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X2Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        8824 |               0 | 8682 |      0 |   33 |    0 | 109 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


70. Clock Region Cell Placement per Global Clock: Region X3Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        4315 |               0 | 4265 |      8 |   11 |    0 |  31 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


71. Clock Region Cell Placement per Global Clock: Region X4Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5028 |               0 | 4943 |      0 |   20 |    0 |  65 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g23       | 18    | BUFGCE/O        | None       |           0 |            1726 | 1726 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


72. Clock Region Cell Placement per Global Clock: Region X5Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1998 |               0 | 1931 |      0 |    6 |    0 |  61 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g23       | 18    | BUFGCE/O        | None       |           0 |             322 |  322 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


73. Clock Region Cell Placement per Global Clock: Region X6Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        3399 |               0 | 3304 |      0 |   12 |    0 |  83 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


74. Clock Region Cell Placement per Global Clock: Region X7Y5
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1241 |               0 | 1187 |      0 |   17 |    0 |  37 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X0Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5116 |               0 | 5030 |      0 |   13 |    0 |  73 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


76. Clock Region Cell Placement per Global Clock: Region X1Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        6158 |               0 | 6074 |      0 |   20 |    0 |  64 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


77. Clock Region Cell Placement per Global Clock: Region X2Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        4253 |               0 | 4173 |      0 |   29 |    0 |  51 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


78. Clock Region Cell Placement per Global Clock: Region X3Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        4698 |               0 | 4660 |      0 |    6 |    0 |  32 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


79. Clock Region Cell Placement per Global Clock: Region X4Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        7476 |               0 | 7383 |      0 |   22 |    0 |  71 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK      |
| g23+      | 18    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | SoC_i/QuantLaneNet_0/inst/u_cnn/u_model/u_enc_5/gen0.gen2.u_pe_incha_double/u_macc_dual/gen0[0].u_mult/stage_2_valid_reg_0[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


80. Clock Region Cell Placement per Global Clock: Region X5Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        6296 |               0 | 6204 |      0 |   12 |    0 |  80 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


81. Clock Region Cell Placement per Global Clock: Region X6Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5907 |               0 | 5826 |      0 |   12 |    0 |  69 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


82. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        7455 |               0 | 7396 |      0 |   19 |    0 |  40 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


83. Clock Region Cell Placement per Global Clock: Region X0Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |         584 |               0 | 570 |      0 |    1 |    0 |  13 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


84. Clock Region Cell Placement per Global Clock: Region X1Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2834 |               0 | 2781 |      0 |   11 |    0 |  42 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


85. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5998 |               0 | 5913 |      0 |   25 |    0 |  60 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


86. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        3873 |               0 | 3824 |      0 |    7 |    0 |  42 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


87. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5157 |               0 | 5064 |      0 |   18 |    0 |  75 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


88. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        5031 |               0 | 4962 |      0 |   10 |    0 |  59 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


89. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        1906 |               0 | 1871 |      0 |    9 |    0 |  26 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
| g0        | 20    | BUFG_GT/O       | None       |        2311 |               0 | 2273 |      0 |    8 |    0 |  30 |  0 |    0 |   0 |       0 | SoC_i/xdma_0/inst/pcie4c_ip_i/inst/SoC_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


