{"sha": "5c36be57336c5d4c3b989e9be5bbe060a0deba12", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NWMzNmJlNTczMzZjNWQ0YzNiOTg5ZTliZTViYmUwNjBhMGRlYmExMg==", "commit": {"author": {"name": "Chung-Ju Wu", "email": "jasonwucj@gmail.com", "date": "2018-04-05T02:23:19Z"}, "committer": {"name": "Chung-Ju Wu", "email": "jasonwucj@gcc.gnu.org", "date": "2018-04-05T02:23:19Z"}, "message": "[NDS32] The add and sub pattens should only accept si mode.\n\ngcc/\n\t* config/nds32/nds32.md (add<mode>3, sub<mode>3): Rename to ...\n\t(addsi3, subsi3): ... this.\n\nFrom-SVN: r259116", "tree": {"sha": "2c8e17774394482c120371556d5e99af1a4f42b7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2c8e17774394482c120371556d5e99af1a4f42b7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5c36be57336c5d4c3b989e9be5bbe060a0deba12", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5c36be57336c5d4c3b989e9be5bbe060a0deba12", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5c36be57336c5d4c3b989e9be5bbe060a0deba12", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5c36be57336c5d4c3b989e9be5bbe060a0deba12/comments", "author": {"login": "jasonwucj", "id": 5520732, "node_id": "MDQ6VXNlcjU1MjA3MzI=", "avatar_url": "https://avatars.githubusercontent.com/u/5520732?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jasonwucj", "html_url": "https://github.com/jasonwucj", "followers_url": "https://api.github.com/users/jasonwucj/followers", "following_url": "https://api.github.com/users/jasonwucj/following{/other_user}", "gists_url": "https://api.github.com/users/jasonwucj/gists{/gist_id}", "starred_url": "https://api.github.com/users/jasonwucj/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jasonwucj/subscriptions", "organizations_url": "https://api.github.com/users/jasonwucj/orgs", "repos_url": "https://api.github.com/users/jasonwucj/repos", "events_url": "https://api.github.com/users/jasonwucj/events{/privacy}", "received_events_url": "https://api.github.com/users/jasonwucj/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "77827557f67584ca88ba16a93b224447ea234965", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77827557f67584ca88ba16a93b224447ea234965", "html_url": "https://github.com/Rust-GCC/gccrs/commit/77827557f67584ca88ba16a93b224447ea234965"}], "stats": {"total": 21, "additions": 13, "deletions": 8}, "files": [{"sha": "da7eed2401960981e423d6af81feb0703ae585f7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5c36be57336c5d4c3b989e9be5bbe060a0deba12/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5c36be57336c5d4c3b989e9be5bbe060a0deba12/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5c36be57336c5d4c3b989e9be5bbe060a0deba12", "patch": "@@ -1,3 +1,8 @@\n+2018-04-05  Chung-Ju Wu  <jasonwucj@gmail.com>\n+\n+\t* config/nds32/nds32.md (add<mode>3, sub<mode>3): Rename to ...\n+\t(addsi3, subsi3): ... this.\n+\n 2018-04-05  Chung-Ju Wu  <jasonwucj@gmail.com>\n \n \t* config/nds32/nds32.md (*sub_srli, *and_slli): Fine-tune predicator."}, {"sha": "95345ff7af8434fe2d9dba44e4fb22c4b3289154", "filename": "gcc/config/nds32/nds32.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5c36be57336c5d4c3b989e9be5bbe060a0deba12/gcc%2Fconfig%2Fnds32%2Fnds32.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5c36be57336c5d4c3b989e9be5bbe060a0deba12/gcc%2Fconfig%2Fnds32%2Fnds32.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fnds32%2Fnds32.md?ref=5c36be57336c5d4c3b989e9be5bbe060a0deba12", "patch": "@@ -320,10 +320,10 @@\n \n ;; Arithmetic instructions.\n \n-(define_insn \"add<mode>3\"\n-  [(set (match_operand:QIHISI 0 \"register_operand\"                   \"=   d,    l,    d,    l,  d, l,    k,    l,    r, r\")\n-\t(plus:QIHISI (match_operand:QIHISI 1 \"register_operand\"      \"%   0,    l,    0,    l,  0, l,    0,    k,    r, r\")\n-\t\t     (match_operand:QIHISI 2 \"nds32_rimm15s_operand\" \" In05, In03, Iu05, Iu03,  r, l, Is10, Iu06, Is15, r\")))]\n+(define_insn \"addsi3\"\n+  [(set (match_operand:SI 0 \"register_operand\"               \"=   d,   l,   d,   l, d, l,   k,   l,    r, r\")\n+\t(plus:SI (match_operand:SI 1 \"register_operand\"      \"%   0,   l,   0,   l, 0, l,   0,   k,    r, r\")\n+\t\t (match_operand:SI 2 \"nds32_rimm15s_operand\" \" In05,In03,Iu05,Iu03, r, l,Is10,IU06, Is15, r\")))]\n   \"\"\n {\n   switch (which_alternative)\n@@ -363,10 +363,10 @@\n    (set_attr \"length\"  \"  2,  2,  2,  2,  2,  2,  2,  2,  4,  4\")\n    (set_attr \"feature\" \" v1, v1, v1, v1, v1, v1, v2, v1, v1, v1\")])\n \n-(define_insn \"sub<mode>3\"\n-  [(set (match_operand:QIHISI 0 \"register_operand\"                    \"=d, l,    r, r\")\n-\t(minus:QIHISI (match_operand:QIHISI 1 \"nds32_rimm15s_operand\" \" 0, l, Is15, r\")\n-\t\t      (match_operand:QIHISI 2 \"register_operand\"      \" r, l,    r, r\")))]\n+(define_insn \"subsi3\"\n+  [(set (match_operand:SI 0 \"register_operand\"                \"=d, l,    r, r\")\n+\t(minus:SI (match_operand:SI 1 \"nds32_rimm15s_operand\" \" 0, l, Is15, r\")\n+\t\t  (match_operand:SI 2 \"register_operand\"      \" r, l,    r, r\")))]\n   \"\"\n   \"@\n    sub45\\t%0, %2"}]}