/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2018 VIA Technologies, Inc.
 */

static int mx6dl_1g_dcd_table[] = {
	/* DDR IO TYPE */
	0x020e0774, 0x000C0000,
	0x020e0754, 0x00000000,
	/* Clock */
	0x020e04ac, 0x00000028,
	0x020e04b0, 0x00000028,
	/* Address */
	0x020e0464, 0x00000028,
	0x020e0490, 0x00000028,
	0x020e074c, 0x00000028,
	/* Control */
	0x020e0494, 0x00000028,

	0x020e04a0, 0x00000000,
	0x020e04b4, 0x00000028,
	0x020e04b8, 0x00000028,
	0x020e076c, 0x00000028,
	/* Data Strobe */
	0x020e0750, 0x00020000,

	0x020e04bc, 0x00000028,
	0x020e04c0, 0x00000028,
	0x020e04c4, 0x00000028,
	0x020e04c8, 0x00000028,
	0x020e04cc, 0x00000028,
	0x020e04d0, 0x00000028,
	0x020e04d4, 0x00000028,
	0x020e04d8, 0x00000028,
	0x020e0760, 0x00020000,
	0x020e0764, 0x00000028,
	0x020e0770, 0x00000028,
	0x020e0778, 0x00000028,
	0x020e077c, 0x00000028,
	0x020e0780, 0x00000028,
	0x020e0784, 0x00000028,
	0x020e078c, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e0470, 0x00000028,
	0x020e0474, 0x00000028,
	0x020e0478, 0x00000028,
	0x020e047c, 0x00000028,
	0x020e0480, 0x00000028,
	0x020e0484, 0x00000028,
	0x020e0488, 0x00000028,
	0x020e048c, 0x00000028,
	/* Calibrations */
	/* ZQ */
	0x021b0800, 0xa1390003,
	/* write leveling */
	0x021b080c, 0x00550055,
	0x021b0810, 0x00490053,
	0x021b480c, 0x00230023,
	0x021b4810, 0x0028003A,
	/*
	 * DQS gating, read delay, write delay calibration values
	 * based on calibration compare of 0x00ffff00
	 */
	0x021b083c, 0x02540258,
	0x021b0840, 0x023C023C,
	0x021b483c, 0x02240230,
	0x021b4840, 0x02200224,
	0x021b0848, 0x42424C4C,
	0x021b4848, 0x4040443E,
	0x021b0850, 0x3A383036,
	0x021b4850, 0x3034362E,
	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MMDC init: */
	/* in DDR3, 64-bit mode, only MMDC0 is initiated: */
	0x021b0004, 0x0002002D,
	0x021b0008, 0x00333040,
	0x021b000c, 0x3F435313,
	0x021b0010, 0xB66E8B63,
	0x021b0014, 0x01FF00DB,
	0x021b0018, 0x00011740,
	0x021b001c, 0x00008000,
	0x021b002c, 0x000026d2,
	0x021b0030, 0x00431023,
	0x021b0040, 0x00000027,
	0x021b0000, 0x831A0000,
	/* Initialize 1GB DDR3 - Nanya NT5CB128M16HP */
	0x021b001c, 0x02008032,
	0x021b001c, 0x00008033,
	0x021b001c, 0x00048031,
	0x021b001c, 0x05208030,
	0x021b001c, 0x04008040,
	0x021b0020, 0x00007800,
	0x021b0818, 0x00022227,
	0x021b4818, 0x00022227,
	0x021b0004, 0x0002556D,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};

static int mx6dl_2g_dcd_table[] = {
	/* DDR IO TYPE */
	0x020e0774, 0x000C0000,
	0x020e0754, 0x00000000,
	/* Clock */
	0x020e04ac, 0x00000028,
	0x020e04b0, 0x00000028,
	/* Address */
	0x020e0464, 0x00000028,
	0x020e0490, 0x00000028,
	0x020e074c, 0x00000028,
	/* Control */
	0x020e0494, 0x00000028,

	0x020e04a0, 0x00000000,
	0x020e04b4, 0x00000028,
	0x020e04b8, 0x00000028,
	0x020e076c, 0x00000028,
	/* Data Strobe */
	0x020e0750, 0x00020000,

	0x020e04bc, 0x00000028,
	0x020e04c0, 0x00000028,
	0x020e04c4, 0x00000028,
	0x020e04c8, 0x00000028,
	0x020e04cc, 0x00000028,
	0x020e04d0, 0x00000028,
	0x020e04d4, 0x00000028,
	0x020e04d8, 0x00000028,
	0x020e0760, 0x00020000,
	0x020e0764, 0x00000028,
	0x020e0770, 0x00000028,
	0x020e0778, 0x00000028,
	0x020e077c, 0x00000028,
	0x020e0780, 0x00000028,
	0x020e0784, 0x00000028,
	0x020e078c, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e0470, 0x00000028,
	0x020e0474, 0x00000028,
	0x020e0478, 0x00000028,
	0x020e047c, 0x00000028,
	0x020e0480, 0x00000028,
	0x020e0484, 0x00000028,
	0x020e0488, 0x00000028,
	0x020e048c, 0x00000028,
	/* Calibrations */
	/* ZQ */
	0x021b0800, 0xa1390003,
	/* write leveling */
	0x021b080c, 0x005B005D,
	0x021b0810, 0x004F005B,
	0x021b480c, 0x002C002A,
	0x021b4810, 0x0022003E,
	/*
	 * DQS gating, read delay, write delay calibration values
	 * based on calibration compare of 0x00ffff00
	 */
	0x021b083c, 0x0258025C,
	0x021b0840, 0x02440244,
	0x021b483c, 0x02200230,
	0x021b4840, 0x0214021C,

	0x021b0848, 0x44464A48,
	0x021b4848, 0x42444640,
	0x021b0850, 0x36322E2E,
	0x021b4850, 0x32303228,
	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MMDC init: */
	/* in DDR3, 64-bit mode, only MMDC0 is initiated: */
	0x021b0004, 0x0002002D,
	0x021b0008, 0x00333040,
	0x021b000c, 0x676B52F3,
	0x021b0010, 0xB66D8B63,
	0x021b0014, 0x01FF00DB,
	0x021b0018, 0x00011740,
	0x021b001c, 0x00008000,
	0x021b002c, 0x000026D2,
	0x021b0030, 0x006B1023,
	0x021b0040, 0x00000047,
	0x021b0000, 0x841A0000,
	/* Initialize 2GB DDR3 - Nanya NT5CB128M16HP */
	0x021b001c, 0x02808032,
	0x021b001c, 0x00008033,
	0x021b001c, 0x00048031,
	0x021b001c, 0x05208030,
	0x021b001c, 0x04008040,
	0x021b0020, 0x00007800,
	0x021b0818, 0x00022227,
	0x021b4818, 0x00022227,
	0x021b0004, 0x0002556D,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};

static int mx6dq_1g_dcd_table[] = {
	0x020e0798, 0x000C0000,
	0x020e0758, 0x00000000,
	0x020e0588, 0x00000028,
	0x020e0594, 0x00000028,
	/* CAS */
	0x020e056c, 0x00000028,
	/* RAS */
	0x020e0578, 0x00000028,

	0x020e074c, 0x00000028,
	0x020e057c, 0x00000028,
	0x020e058c, 0x00000000,
	0x020e059c, 0x00000028,
	0x020e05a0, 0x00000028,
	0x020e078c, 0x00000028,
	0x020e0750, 0x00020000,
	0x020e05a8, 0x00000028,
	0x020e05b0, 0x00000028,
	0x020e0524, 0x00000028,
	0x020e051c, 0x00000028,
	0x020e0518, 0x00000028,
	0x020e050c, 0x00000028,
	0x020e05b8, 0x00000028,
	0x020e05c0, 0x00000028,
	0x020e0774, 0x00020000,
	0x020e0784, 0x00000028,
	0x020e0788, 0x00000028,
	0x020e0794, 0x00000028,
	0x020e079c, 0x00000028,
	0x020e07a0, 0x00000028,
	0x020e07a4, 0x00000028,
	0x020e07a8, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e05ac, 0x00000028,
	0x020e05b4, 0x00000028,
	0x020e0528, 0x00000028,
	0x020e0520, 0x00000028,
	0x020e0514, 0x00000028,
	0x020e0510, 0x00000028,
	0x020e05bc, 0x00000028,
	0x020e05c4, 0x00000028,
	/* ZQ */
	0x021b0800, 0xA1380003,
	0x021b4800, 0xA1380003,
	/* MPWLDECTRLx */
	0x021b080c, 0x001C0013,
	0x021b0810, 0x0022001C,
	0x021b480c, 0x00160025,
	0x021b4810, 0x000C001C,
	/* Read DQS Gating calibration */
	0x021b083c, 0x03340348,
	0x021b0840, 0x0236032C,
	0x021b483c, 0x03340344,
	0x021b4840, 0x032C0300,
	/* Read calibration */
	0x021b0848, 0x32282E30,
	0x021b4848, 0x302A283A,
	/* Write calibration */
	0x021b0850, 0x3A363E38,
	0x021b4850, 0x40303E36,

	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	/* MPMUR0 */
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MDPDC */
	0x021b0004, 0x00020036,

	0x021b0008, 0x09444040,
	/* MDCFG0 */
	0x021b000c, 0x54597974,
	/* MDCFG1 */
	0x021b0010, 0xDB538F64,
	/* MDCFG2 */
	0x021b0014, 0x01FF00DB,
	/* MDMISC */
	0x021b0018, 0x00001740,

	0x021b001c, 0x00008000,
	0x021b002c, 0x000026D2,
	/* MDOR */
	0x021b0030, 0x00591023,
	/* MDASP CS0_END */
	0x021b0040, 0x00000027,
	/* MDCTL */
	0x021b0000, 0x831A0000,
	/* MR2 */
	0x021b001c, 0x02088032,
	0x021b001c, 0x0288803A,
	/* MR3 */
	0x021b001c, 0x00008033,
	0x021b001c, 0x0000803B,
	/* MR1 */
	0x021b001c, 0x00048031,
	0x021b001c, 0x00048039,
	/* MR0 */
	0x021b001c, 0x09308030,
	0x021b001c, 0x09308038,
	/* ZQ calibration */
	0x021b001c, 0x04008040,
	0x021b001c, 0x04008048,
	/* MMDC0_MDREF */
	0x021b0020, 0x00007800,
	/* MPODTCTRL */
	0x021b0818, 0x00022227,
	0x021b4818, 0x00022227,

	0x021b0004, 0x00025576,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};

static int mx6dq_2g_dcd_table[] = {
	0x020e0798, 0x000C0000,
	0x020e0758, 0x00000000,
	0x020e0588, 0x00000028,
	0x020e0594, 0x00000028,
	/* CAS */
	0x020e056c, 0x00000028,
	/* RAS */
	0x020e0578, 0x00000028,

	0x020e074c, 0x00000028,
	0x020e057c, 0x00000028,
	0x020e058c, 0x00000000,
	0x020e059c, 0x00000028,
	0x020e05a0, 0x00000028,
	0x020e078c, 0x00000028,
	0x020e0750, 0x00020000,
	0x020e05a8, 0x00000028,
	0x020e05b0, 0x00000028,
	0x020e0524, 0x00000028,
	0x020e051c, 0x00000028,
	0x020e0518, 0x00000028,
	0x020e050c, 0x00000028,
	0x020e05b8, 0x00000028,
	0x020e05c0, 0x00000028,
	0x020e0774, 0x00020000,
	0x020e0784, 0x00000028,
	0x020e0788, 0x00000028,
	0x020e0794, 0x00000028,
	0x020e079c, 0x00000028,
	0x020e07a0, 0x00000028,
	0x020e07a4, 0x00000028,
	0x020e07a8, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e05ac, 0x00000028,
	0x020e05b4, 0x00000028,
	0x020e0528, 0x00000028,
	0x020e0520, 0x00000028,
	0x020e0514, 0x00000028,
	0x020e0510, 0x00000028,
	0x020e05bc, 0x00000028,
	0x020e05c4, 0x00000028,
	/* ZQ */
	0x021b0800, 0xA1390003,
	0x021b4800, 0xA1390003,
	/* MPWLDECTRLx */
	0x021b080c, 0x00190019,
	0x021b0810, 0x001F001D,
	0x021b480c, 0x0015001F,
	0x021b4810, 0x00110026,
	/* Read DQS Gating calibration */
	0x021b083c, 0x03200338,
	0x021b0840, 0x024A0314,
	0x021b483c, 0x03280340,
	0x021b4840, 0x03280270,
	/* Read calibration */
	0x021b0848, 0x342C3232,
	0x021b4848, 0x342E283A,
	/* Write calibration */
	0x021b0850, 0x3E363C34,
	0x021b4850, 0x44344636,

	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	/* MPMUR0 */
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MDPDC */
	0x021b0004, 0x00020036,

	0x021b0008, 0x09444040,
	/* MDCFG0 */
	0x021b000c, 0x898E7955,
	/* MDCFG1 */
	0x021b0010, 0xFF328F64,
	/* MDCFG2 */
	0x021b0014, 0x01FF00DB,
	/* MDMISC */
	0x021b0018, 0x00081740,

	0x021b001c, 0x00008000,
	0x021b002c, 0x000026D2,
	/* MDOR */
	0x021b0030, 0x008E1023,
	/* MDASP CS0_END */
	0x021b0040, 0x00000047,
	/* MDCTL */
	0x021b0000, 0x841A0000,
	/* MR2 */
	0x021b001c, 0x04088032,
	0x021b001c, 0x0408803A,
	/* MR3 */
	0x021b001c, 0x00008033,
	0x021b001c, 0x0000803B,
	/* MR1 */
	0x021b001c, 0x00428031,
	0x021b001c, 0x00428039,
	/* MR0 */
	0x021b001c, 0x09408030,
	0x021b001c, 0x09408038,
	/* ZQ calibration */
	0x021b001c, 0x04008040,
	0x021b001c, 0x04008048,
	/* MMDC0_MDREF */
	0x021b0020, 0x00005800,
	/* MPODTCTRL */
	0x021b0818, 0x00000007,
	0x021b4818, 0x00000007,

	0x021b0004, 0x00025576,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};

static int mx6dq_4g_dcd_table[] = {
	0x020e0798, 0x000C0000,
	0x020e0758, 0x00000000,
	0x020e0588, 0x00000028,
	0x020e0594, 0x00000028,
	/* CAS */
	0x020e056c, 0x00000028,
	/* RAS */
	0x020e0578, 0x00000028,

	0x020e074c, 0x00000028,
	0x020e057c, 0x00000028,
	0x020e058c, 0x00000000,
	0x020e059c, 0x00000028,
	0x020e05a0, 0x00000028,
	0x020e078c, 0x00000028,
	0x020e0750, 0x00020000,
	0x020e05a8, 0x00000028,
	0x020e05b0, 0x00000028,
	0x020e0524, 0x00000028,
	0x020e051c, 0x00000028,
	0x020e0518, 0x00000028,
	0x020e050c, 0x00000028,
	0x020e05b8, 0x00000028,
	0x020e05c0, 0x00000028,
	0x020e0774, 0x00020000,
	0x020e0784, 0x00000028,
	0x020e0788, 0x00000028,
	0x020e0794, 0x00000028,
	0x020e079c, 0x00000028,
	0x020e07a0, 0x00000028,
	0x020e07a4, 0x00000028,
	0x020e07a8, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e05ac, 0x00000028,
	0x020e05b4, 0x00000028,
	0x020e0528, 0x00000028,
	0x020e0520, 0x00000028,
	0x020e0514, 0x00000028,
	0x020e0510, 0x00000028,
	0x020e05bc, 0x00000028,
	0x020e05c4, 0x00000028,
	/* ZQ */
	0x021b0800, 0xA1390003,
	0x021b4800, 0xA1390003,
	/* MPWLDECTRLx */
	0x021b080c, 0x00000000,
	0x021b0810, 0x00000000,
	0x021b480c, 0x00000000,
	0x021b4810, 0x00000000,
	/* Read DQS Gating calibration */
	0x021b083c, 0x0324033C,
	0x021b0840, 0x0320031C,
	0x021b483c, 0x03280334,
	0x021b4840, 0x03280264,
	/* Read calibration */
	0x021b0848, 0x48384046,
	0x021b4848, 0x4238364A,
	/* Write calibration */
	0x021b0850, 0x40404842,
	0x021b4850, 0x443A4A3A,

	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	/* MPMUR0 */
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MDPDC */
	0x021b0004, 0x00020036,

	0x021b0008, 0x09444040,
	/* MDCFG0 */
	0x021b000c, 0xB8BE7955,
	/* MDCFG1 */
	0x021b0010, 0xFF328F64,
	/* MDCFG2 */
	0x021b0014, 0x01FF00DB,
	/* MDMISC */
	0x021b0018, 0x00011740,

	0x021b001c, 0x00008000,
	0x021b002c, 0x000026D2,
	/* MDOR */
	0x021b0030, 0x00BE1023,
	/* MDASP CS0_END */
	0x021b0040, 0x0000003F,
	/* MDCTL */
	0x021b0000, 0xC41A0000,
	/* MR2 */
	0x021b001c, 0x04888032,
	0x021b001c, 0x0488803A,
	/* MR3 */
	0x021b001c, 0x00008033,
	0x021b001c, 0x0000803B,
	/* MR1 */
	0x021b001c, 0x00048031,
	0x021b001c, 0x00048039,
	/* MR0 */
	0x021b001c, 0x09408030,
	0x021b001c, 0x09408038,
	/* ZQ calibration */
	0x021b001c, 0x04008040,
	0x021b001c, 0x04008048,
	/* MMDC0_MDREF */
	0x021b0020, 0x00007800,
	/* MPODTCTRL */
	0x021b0818, 0x00011117,
	0x021b4818, 0x00011117,

	0x021b0004, 0x00025576,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};

static int mx6dqp_1g_dcd_table[] = {
	/* DDR IO TYPE */
	0x020e0798, 0x000C0000,
	0x020e0758, 0x00000000,
	/* Clock */
	0x020e0588, 0x00000028,
	0x020e0594, 0x00000028,
	/* Address */
	0x020e056c, 0x00000028,
	0x020e0578, 0x00000028,
	0x020e074c, 0x00000028,
	/* Control */
	0x020e057c, 0x00000028,
	0x020e058c, 0x00000000,
	0x020e059c, 0x00000028,
	0x020e05a0, 0x00000028,
	0x020e078c, 0x00000028,
	/* Data Strobe */
	0x020e0750, 0x00020000,
	0x020e05a8, 0x00000028,
	0x020e05b0, 0x00000028,
	0x020e0524, 0x00000028,
	0x020e051c, 0x00000028,
	0x020e0518, 0x00000028,
	0x020e050c, 0x00000028,
	0x020e05b8, 0x00000028,
	0x020e05c0, 0x00000028,

	0x020e0534, 0x00018200,
	0x020e0538, 0x00008000,
	0x020e053c, 0x00018200,
	0x020e0540, 0x00018200,
	0x020e0544, 0x00018200,
	0x020e0548, 0x00018200,
	0x020e054c, 0x00018200,
	0x020e0550, 0x00018200,
	/* Data */
	0x020e0774, 0x00020000,
	0x020e0784, 0x00000028,
	0x020e0788, 0x00000028,
	0x020e0794, 0x00000028,
	0x020e079c, 0x00000028,
	0x020e07a0, 0x00000028,
	0x020e07a4, 0x00000028,
	0x020e07a8, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e05ac, 0x00000028,
	0x020e05b4, 0x00000028,
	0x020e0528, 0x00000028,
	0x020e0520, 0x00000028,
	0x020e0514, 0x00000028,
	0x020e0510, 0x00000028,
	0x020e05bc, 0x00000028,
	0x020e05c4, 0x00000028,
	/* Calibrations */
	/* ZQ */
	0x021b0800, 0xA1390003,
	/* write leveling */
	0x021b080c, 0x0013000C,
	0x021b0810, 0x001B0010,
	0x021b480c, 0x000A001F,
	0x021b4810, 0x00000005,
	/* Read DQS Gating calibration */
	0x021b083c, 0x0328033C,
	0x021b0840, 0x0324031C,
	0x021b483c, 0x0328033C,
	0x021b4840, 0x03200268,
	/* Read calibration */
	0x021b0848, 0x4030383E,
	0x021b4848, 0x36302C40,
	/* Write calibration */
	0x021b0850, 0x343A3E3E,
	0x021b4850, 0x463A463C,
	/* read data bit delay */
	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	/* imx6qp: fine tune SDCLK duty cyc to low */
	0x021b08c0, 0x24912489,
	0x021b48c0, 0x24914452,
	/* Complete calibration by forced measurement */
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MMDC init: */
	/* in DDR3, 64-bit mode, only MMDC0 is initiated: */
	0x021b0004, 0x00020036,
	0x021b0008, 0x09444040,
	0x021b000c, 0x54597955,
	0x021b0010, 0xFF328F64,
	0x021b0014, 0x01FF00DB,
	0x021b0018, 0x00011740,
	0x021b001c, 0x00008000,
	0x021b002c, 0x000026D2,
	0x021b0030, 0x00591023,
	0x021b0040, 0x00000027,
	0x021b0400, 0x14420000,
	0x021b0000, 0x831A0000,
	0x021b0890, 0x00400C58,
	/* add noc DDR configuration */
	0x00bb0008, 0x00000000,
	0x00bb000c, 0x2891E41A,
	0x00bb0038, 0x00000564,
	0x00bb0014, 0x00000040,
	0x00bb0028, 0x00000020,
	0x00bb002c, 0x00000020,
	/* Mode register writes */
	0x021b001c, 0x02888032,
	0x021b001c, 0x00008033,
	0x021b001c, 0x00048031,
	0x021b001c, 0x19408030,
	0x021b001c, 0x04008040,
	0x021b0020, 0x00007800,
	0x021b0818, 0x00022227,
	0x021b4818, 0x00022227,
	0x021b0004, 0x00025576,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};

static int mx6dqp_2g_dcd_table[] = {
	/* DDR IO TYPE */
	0x020e0798, 0x000C0000,
	0x020e0758, 0x00000000,
	/* Clock */
	0x020e0588, 0x00000028,
	0x020e0594, 0x00000028,
	/* Address */
	0x020e056c, 0x00000028,
	0x020e0578, 0x00000028,
	0x020e074c, 0x00000028,
	/* Control */
	0x020e057c, 0x00000028,
	0x020e058c, 0x00000000,
	0x020e059c, 0x00000028,
	0x020e05a0, 0x00000028,
	0x020e078c, 0x00000028,
	/* Data Strobe */
	0x020e0750, 0x00020000,
	0x020e05a8, 0x00000028,
	0x020e05b0, 0x00000028,
	0x020e0524, 0x00000028,
	0x020e051c, 0x00000028,
	0x020e0518, 0x00000028,
	0x020e050c, 0x00000028,
	0x020e05b8, 0x00000028,
	0x020e05c0, 0x00000028,

	0x020e0534, 0x00018200,
	0x020e0538, 0x00008000,
	0x020e053c, 0x00018200,
	0x020e0540, 0x00018200,
	0x020e0544, 0x00018200,
	0x020e0548, 0x00018200,
	0x020e054c, 0x00018200,
	0x020e0550, 0x00018200,
	/* Data */
	0x020e0774, 0x00020000,
	0x020e0784, 0x00000028,
	0x020e0788, 0x00000028,
	0x020e0794, 0x00000028,
	0x020e079c, 0x00000028,
	0x020e07a0, 0x00000028,
	0x020e07a4, 0x00000028,
	0x020e07a8, 0x00000028,
	0x020e0748, 0x00000028,
	0x020e05ac, 0x00000028,
	0x020e05b4, 0x00000028,
	0x020e0528, 0x00000028,
	0x020e0520, 0x00000028,
	0x020e0514, 0x00000028,
	0x020e0510, 0x00000028,
	0x020e05bc, 0x00000028,
	0x020e05c4, 0x00000028,
	/* Calibrations */
	/* ZQ */
	0x021b0800, 0xA1390003,
	/* write leveling */
	0x021b080c, 0x0015000C,
	0x021b0810, 0x001D0017,
	0x021b480c, 0x000F0019,
	0x021b4810, 0x00070013,
	/* Read DQS Gating calibration */
	0x021b083c, 0x03100320,
	0x021b0840, 0x03040304,
	0x021b483c, 0x03140320,
	0x021b4840, 0x03100260,
	/* Read calibration */
	0x021b0848, 0x46363C3E,
	0x021b4848, 0x40383448,
	/* Write calibration */
	0x021b0850, 0x38383E42,
	0x021b4850, 0x4A404844,
	/* read data bit delay */
	0x021b081c, 0x33333333,
	0x021b0820, 0x33333333,
	0x021b0824, 0x33333333,
	0x021b0828, 0x33333333,
	0x021b481c, 0x33333333,
	0x021b4820, 0x33333333,
	0x021b4824, 0x33333333,
	0x021b4828, 0x33333333,
	/* imx6qp: fine tune SDCLK duty cyc to low */
	0x021b08c0, 0x24912489,
	0x021b48c0, 0x24914452,
	/* Complete calibration by forced measurement */
	0x021b08b8, 0x00000800,
	0x021b48b8, 0x00000800,
	/* MMDC init: */
	/* in DDR3, 64-bit mode, only MMDC0 is initiated: */
	0x021b0004, 0x00020036,
	0x021b0008, 0x09444040,
	0x021b000c, 0x898E7955,
	0x021b0010, 0xFF328F64,
	0x021b0014, 0x01FF00DB,
	0x021b0018, 0x00011740,
	0x021b001c, 0x00008000,
	0x021b002c, 0x000026D2,
	0x021b0030, 0x008E1023,
	0x021b0040, 0x00000047,
	0x021b0400, 0x14420000,
	0x021b0000, 0x841A0000,
	0x021b0890, 0x00400C58,
	/* add noc DDR configuration */
	0x00bb0008, 0x00000000,
	0x00bb000c, 0x2891E41A,
	0x00bb0038, 0x00000564,
	0x00bb0014, 0x00000040,
	0x00bb0028, 0x00000020,
	0x00bb002c, 0x00000020,
	/* Mode register writes */
	0x021b001c, 0x02888032,
	0x021b001c, 0x00008033,
	0x021b001c, 0x00048031,
	0x021b001c, 0x19408030,
	0x021b001c, 0x04008040,
	0x021b0020, 0x00007800,
	0x021b0818, 0x00022227,
	0x021b4818, 0x00022227,
	0x021b0004, 0x00025576,
	0x021b0404, 0x00011006,
	0x021b001c, 0x00000000,
};
