Return-Path: <SRS0=oHH8=SG=vger.kernel.org=linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-1.1 required=3.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
	SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0
Received: from mail.kernel.org (mail.kernel.org [198.145.29.99])
	by smtp.lore.kernel.org (Postfix) with ESMTP id DFAD0C10F05
	for <linux-kernel@archiver.kernel.org>; Thu,  4 Apr 2019 05:41:37 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id AC9052133D
	for <linux-kernel@archiver.kernel.org>; Thu,  4 Apr 2019 05:41:37 +0000 (UTC)
Authentication-Results: mail.kernel.org;
	dkim=pass (1024-bit key) header.d=broadcom.com header.i=@broadcom.com header.b="WbSng2aR"
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726618AbfDDFlg (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Thu, 4 Apr 2019 01:41:36 -0400
Received: from mail-wr1-f68.google.com ([209.85.221.68]:36718 "EHLO
        mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726031AbfDDFlg (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 4 Apr 2019 01:41:36 -0400
Received: by mail-wr1-f68.google.com with SMTP id y13so1937245wrd.3
        for <linux-kernel@vger.kernel.org>; Wed, 03 Apr 2019 22:41:34 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=broadcom.com; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=PQzyq/pD246NAZfNEoxnAusNg1XluHoy5IqpEkx2rQ0=;
        b=WbSng2aRyy0O1EZQAK09lHWeYdLvSgPJ2rF1yOD+Nha9UKl8ObftVsXQymd4tiCDgU
         9QsGA2TnT3KTjaduQIlaUCISrtnKiFP0TR/b3fNnEOX0lM7FLT5tyaH04nHLFYxxYUbi
         SKdL3kEwXIM7PkynYCYEWSqXsga8pXnwzGWTw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=PQzyq/pD246NAZfNEoxnAusNg1XluHoy5IqpEkx2rQ0=;
        b=PJaAx+VB2rINVdDQSK2rxxa9UiHZUiM2npRlrxwxwDZzw12+vI1qKExQyebhzrNvX4
         QFoAC+BuIoSz8nj+Y8eQ6mX5CNgK5joOeNGlSa6fS3g2WzJTBSFEWfW/yKJgq6yWBg3J
         G0ZrdhwxvaDiT+cz8NZw29uz/nS7t2lyUj/wQJX7NyioCCVT/syD6LEOcZbbr1s1wXpm
         XzfZTVwqR3eQJ/BRJZ/QjiltvnXFQlM//jxWmZvd/T5Qat7/qjDiYZMbbe3ak2n96UhE
         bfKrFKmCmBvR8RnFqw9w6ZvHi9mZ30dLTn9DlgVIKLwRVGkmmlsW326Yq/a+oxyjn8B7
         95Hw==
X-Gm-Message-State: APjAAAU4LXYvvM/4beic/SxXxieMPSfKGRjsW6FmJAts+lZGkVAXt0kK
        fOPgx4+5JwUf5dauZrowPG6Rm9EYRD1H1BkqsFRjhw==
X-Google-Smtp-Source: APXvYqxB/9RznvrIwJYGZIRwMIYu8hLE7kMquXzytzOWHppTDc06gFKm7WogSh/ebBT//x/5Vq9ZqmdpAodBGBProZc=
X-Received: by 2002:adf:e790:: with SMTP id n16mr2291635wrm.292.1554356493939;
 Wed, 03 Apr 2019 22:41:33 -0700 (PDT)
MIME-Version: 1.0
References: <1551415936-30174-3-git-send-email-srinath.mannam@broadcom.com>
 <20190329173515.GA10367@e107981-ln.cambridge.arm.com> <CABe79T7LwFLST0dwwswv8sdqHcn0T4ked5WtcNpM78XUDUN3Jw@mail.gmail.com>
 <20190401164416.GA8616@e107981-ln.cambridge.arm.com> <e7d3e5a1-db5c-8438-f10f-81b87aba0e03@broadcom.com>
 <CABe79T7uLo+68P0Yr7jpgn1+4H01qhoPRjX05gszin3FXkBZ5w@mail.gmail.com>
 <20190402102639.GB22708@e107981-ln.cambridge.arm.com> <CABe79T5O-1EWVrR1vZ27LWuxTBqN4_x37bkpfKxfm1ZB+oDUvA@mail.gmail.com>
 <20190402133851.GA26122@e107981-ln.cambridge.arm.com> <CABe79T7JdOh0Lpr2vhWX5QPE5nuP9hZeviSB9E3tVteeAX89fw@mail.gmail.com>
 <20190403113124.GA16233@e107981-ln.cambridge.arm.com>
In-Reply-To: <20190403113124.GA16233@e107981-ln.cambridge.arm.com>
From:   Srinath Mannam <srinath.mannam@broadcom.com>
Date:   Thu, 4 Apr 2019 11:11:22 +0530
Message-ID: <CABe79T5zikQxWzS8+QUzhs97nHkJUbbvJByRMROXZiu29uQbMw@mail.gmail.com>
Subject: Re: [PATCH v4 2/2] PCI: iproc: Add outbound configuration for 32-bit
 I/O region
To:     Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc:     Ray Jui <ray.jui@broadcom.com>,
        Bjorn Helgaas <bhelgaas@google.com>,
        Ray Jui <rjui@broadcom.com>,
        Scott Branden <sbranden@broadcom.com>,
        BCM Kernel Feedback <bcm-kernel-feedback-list@broadcom.com>,
        linux-pci@vger.kernel.org, linux-arm-kernel@lists.infradead.org,
        Linux Kernel Mailing List <linux-kernel@vger.kernel.org>,
        Abhishek Shah <abhishek.shah@broadcom.com>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Hi Lorenzo,

I am sorry, I took your long time. In my commit log I gave details
about purpose of feature instead of implementation.
Thanks a lot for all inputs and knowledge. I will remember and follow
these notes while writing commit log.
commit log re-written by you is very much impressive and have detailed
description of feature and implementation.

Thank again for you patience.

Regards,
Srinath.

On Wed, Apr 3, 2019 at 5:01 PM Lorenzo Pieralisi
<lorenzo.pieralisi@arm.com> wrote:
>
> On Wed, Apr 03, 2019 at 08:41:44AM +0530, Srinath Mannam wrote:
> > Hi Lorenzo,
> >
> > Please see my reply below,
> >
> > On Tue, Apr 2, 2019 at 7:08 PM Lorenzo Pieralisi
> > <lorenzo.pieralisi@arm.com> wrote:
> > >
> > > On Tue, Apr 02, 2019 at 04:16:13PM +0530, Srinath Mannam wrote:
> > >
> > > [...]
> > >
> > > > > Ok - I start to understand. What does it mean in HW terms that your
> > > > > 32bit AXI address region size is 32MB ? Please explain to me in details.
> > > > >
> > > > In our PCIe controller HW, AXI address from 0x42000000 to 0x44000000
> > > > of 32MB size and .
> > > > AXI address from 0x400000000 to 0x480000000 of 2GB size are provided
> > > > to map ob address.
> > > > First IO region is inside 32bit address and second IO region is
> > > > outside 32bit address.
> > > > This code change is to map first IO region(0x42000000 to 0x44000000).
> > > >
> > > > > IIUC you are using an OARR0 of 128MB in size to map a 32MB address
> > > > > region, that's what I understand this patch does (and the lowest index
> > > > > corresponds to the smallest possible size - it is far from clear by
> > > > > looking at the patch).
> > > > Yes, lowest index corresponds to smallest possible size (128MB).
> > > > In our controller we have multiple windows like OARR0, OARR1, OARR2,
> > > > OARR3 all supports multiple sizes from 128MB to 1024MB.
> > > > These details are given at the top of this driver file, as shown
> > > > below. all windows supports 128MB size still we must use OARR0 window
> > > > to configure first IO region(0x42000000 to 0x44000000).
> > > >
> > > > static const struct iproc_pcie_ob_map paxb_v2_ob_map[] = {
> > > >         {
> > > >                 /* OARR0/OMAP0 */
> > > >                 .window_sizes = { 128, 256 },
> > > >                 .nr_sizes = 2,
> > > >         },
> > > >         {
> > > >                 /* OARR1/OMAP1 */
> > > >                 .window_sizes = { 128, 256 },
> > > >                 .nr_sizes = 2,
> > > >         },
> > > >         {
> > > >                 /* OARR2/OMAP2 */
> > > >                 .window_sizes = { 128, 256, 512, 1024 },
> > > >                 .nr_sizes = 4,
> > > >         },
> > > >         {
> > > >                 /* OARR3/OMAP3 */
> > > >                 .window_sizes = { 128, 256, 512, 1024 },
> > > >                 .nr_sizes = 4,
> > > >         },
> > > > };
> > >
> > > Ok so this patch allows mapping an AXI I/O window that is smaller
> > > than OARR possible sizes, why it was not done from the beginning
> > > I really do not know.
> > >
> > Same Iproc driver we use for multiple SOCs, in previous SOCs does not
> > have 32-bit AXI address region to map ob.
> > In the present SOC, 32-bit AXI address region is available so that
> > this change is added.
> >
> > > Now explain this to me please:
> > >
> > > > This patch add outbound window configuration to map below 32-bit I/O range
> > > > with corresponding PCI memory, which helps to access I/O region in ARM
> > > > 32-bit and one to one mapping of I/O region to PCI memory.
> > > >
> > > > Ex:
> > > > 1. ranges DT property given for current driver is,
> > > >     ranges = <0x83000000 0x0 0x40000000 0x4 0x00000000 0 0x40000000>;
> > > >     I/O region address is 0x400000000
> > > > 2. ranges DT property can be given after this patch,
> > > >     ranges = <0x83000000 0x0 0x42000000 0x0 0x42000000 0 0x2000000>;
> > > >     I/O region address is 0x42000000
> > >
> > > Why 1:1 AXI<->PCI address mapping is not possible in (1), how does the
> > > current code works on 32-bit systems and what's the benefit your change
> > > is bringing.
> > non-prefetchable memory range can only support 32-bit addresses, so
> > that we have taken 32-bit PCI bus address in (1).
> > current code does not work in 32-bit systems. In the present SOC with
> > this new change we can access from 32-bit CPU.
>
> Thank you. I rewrote the log and pushed patches to pci/iproc, please
> have a look (Ray/Scott please do have a look too) and report back
> if that's fine.
>
> Do you agree that the initial commit was lacking _significant_
> information ? Please remember that the commit log plays a fundamental
> part in understanding a change and this one is a very important one
> so I am being pedantic on it.
>
> Thanks,
> Lorenzo
