|mips
clock => regWrite_reg.OUTPUTSELECT
clock => mem_write_reg.OUTPUTSELECT
clock => pc[0].CLK
clock => pc[1].CLK
clock => pc[2].CLK
clock => pc[3].CLK
clock => pc[4].CLK
clock => pc[5].CLK
clock => pc[6].CLK
clock => pc[7].CLK
clock => pc[8].CLK
clock => pc[9].CLK
clock => pc[10].CLK
clock => pc[11].CLK
clock => pc[12].CLK
clock => pc[13].CLK
clock => pc[14].CLK
clock => pc[15].CLK
clock => pc[16].CLK
clock => pc[17].CLK
clock => pc[18].CLK
clock => pc[19].CLK
clock => pc[20].CLK
clock => pc[21].CLK
clock => pc[22].CLK
clock => pc[23].CLK
clock => pc[24].CLK
clock => pc[25].CLK
clock => pc[26].CLK
clock => pc[27].CLK
clock => pc[28].CLK
clock => pc[29].CLK
clock => pc[30].CLK
clock => pc[31].CLK
clock => pcCounter[0].CLK
clock => pcCounter[1].CLK
clock => pcCounter[2].CLK
clock => pcCounter[3].CLK
clock => pcCounter[4].CLK
clock => pcCounter[5].CLK
clock => pcCounter[6].CLK
clock => pcCounter[7].CLK
clock => pcCounter[8].CLK
clock => pcCounter[9].CLK
clock => pcCounter[10].CLK
clock => pcCounter[11].CLK
clock => pcCounter[12].CLK
clock => pcCounter[13].CLK
clock => pcCounter[14].CLK
clock => pcCounter[15].CLK
clock => pcCounter[16].CLK
clock => pcCounter[17].CLK
clock => pcCounter[18].CLK
clock => pcCounter[19].CLK
clock => pcCounter[20].CLK
clock => pcCounter[21].CLK
clock => pcCounter[22].CLK
clock => pcCounter[23].CLK
clock => pcCounter[24].CLK
clock => pcCounter[25].CLK
clock => pcCounter[26].CLK
clock => pcCounter[27].CLK
clock => pcCounter[28].CLK
clock => pcCounter[29].CLK
clock => pcCounter[30].CLK
clock => pcCounter[31].CLK
clock => write_reg_reg[0].CLK
clock => write_reg_reg[1].CLK
clock => write_reg_reg[2].CLK
clock => write_reg_reg[3].CLK
clock => write_reg_reg[4].CLK
clock => write_data_reg[0].CLK
clock => write_data_reg[1].CLK
clock => write_data_reg[2].CLK
clock => write_data_reg[3].CLK
clock => write_data_reg[4].CLK
clock => write_data_reg[5].CLK
clock => write_data_reg[6].CLK
clock => write_data_reg[7].CLK
clock => write_data_reg[8].CLK
clock => write_data_reg[9].CLK
clock => write_data_reg[10].CLK
clock => write_data_reg[11].CLK
clock => write_data_reg[12].CLK
clock => write_data_reg[13].CLK
clock => write_data_reg[14].CLK
clock => write_data_reg[15].CLK
clock => write_data_reg[16].CLK
clock => write_data_reg[17].CLK
clock => write_data_reg[18].CLK
clock => write_data_reg[19].CLK
clock => write_data_reg[20].CLK
clock => write_data_reg[21].CLK
clock => write_data_reg[22].CLK
clock => write_data_reg[23].CLK
clock => write_data_reg[24].CLK
clock => write_data_reg[25].CLK
clock => write_data_reg[26].CLK
clock => write_data_reg[27].CLK
clock => write_data_reg[28].CLK
clock => write_data_reg[29].CLK
clock => write_data_reg[30].CLK
clock => write_data_reg[31].CLK
clock => mem_write_data_reg[0].CLK
clock => mem_write_data_reg[1].CLK
clock => mem_write_data_reg[2].CLK
clock => mem_write_data_reg[3].CLK
clock => mem_write_data_reg[4].CLK
clock => mem_write_data_reg[5].CLK
clock => mem_write_data_reg[6].CLK
clock => mem_write_data_reg[7].CLK
clock => mem_write_data_reg[8].CLK
clock => mem_write_data_reg[9].CLK
clock => mem_write_data_reg[10].CLK
clock => mem_write_data_reg[11].CLK
clock => mem_write_data_reg[12].CLK
clock => mem_write_data_reg[13].CLK
clock => mem_write_data_reg[14].CLK
clock => mem_write_data_reg[15].CLK
clock => mem_write_data_reg[16].CLK
clock => mem_write_data_reg[17].CLK
clock => mem_write_data_reg[18].CLK
clock => mem_write_data_reg[19].CLK
clock => mem_write_data_reg[20].CLK
clock => mem_write_data_reg[21].CLK
clock => mem_write_data_reg[22].CLK
clock => mem_write_data_reg[23].CLK
clock => mem_write_data_reg[24].CLK
clock => mem_write_data_reg[25].CLK
clock => mem_write_data_reg[26].CLK
clock => mem_write_data_reg[27].CLK
clock => mem_write_data_reg[28].CLK
clock => mem_write_data_reg[29].CLK
clock => mem_write_data_reg[30].CLK
clock => mem_write_data_reg[31].CLK


|mips|sign_extend:sign_extend_imm
sign_ext_imm[0] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[1] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[2] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[3] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[4] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[5] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[6] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[7] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[8] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[9] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[10] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[11] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[12] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[13] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[14] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[15] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[16] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[17] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[18] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[19] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[20] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[21] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[22] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[23] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[24] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[25] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[26] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[27] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[28] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[29] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[30] <= thirtytwobit_mux_two_one:mux1.out
sign_ext_imm[31] <= thirtytwobit_mux_two_one:mux1.out
imm[0] => imm[0].IN2
imm[1] => imm[1].IN2
imm[2] => imm[2].IN2
imm[3] => imm[3].IN2
imm[4] => imm[4].IN2
imm[5] => imm[5].IN2
imm[6] => imm[6].IN2
imm[7] => imm[7].IN2
imm[8] => imm[8].IN2
imm[9] => imm[9].IN2
imm[10] => imm[10].IN2
imm[11] => imm[11].IN2
imm[12] => imm[12].IN2
imm[13] => imm[13].IN2
imm[14] => imm[14].IN2
imm[15] => imm[15].IN3


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|sign_extend:sign_extend_imm|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance
shifted_address[0] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[1] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[2] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[3] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[4] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[5] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[6] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[7] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[8] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[9] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[10] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[11] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[12] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[13] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[14] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[15] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[16] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[17] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[18] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[19] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[20] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[21] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[22] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[23] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[24] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[25] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[26] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[27] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[28] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[29] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[30] <= thirtytwobit_mux_two_one:mux1.out
shifted_address[31] <= thirtytwobit_mux_two_one:mux1.out
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
address[19] => address[19].IN1
address[20] => address[20].IN1
address[21] => address[21].IN1
address[22] => address[22].IN1
address[23] => address[23].IN1
address[24] => address[24].IN1
address[25] => address[25].IN1
address[26] => address[26].IN1
address[27] => address[27].IN1
address[28] => address[28].IN1
address[29] => address[29].IN1
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|shift_left_2:shift_left_2_instance|thirtytwobit_mux_two_one:mux1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|adder:adder_pc_4
s[0] <= adder4_cla:adder3_0.s
s[1] <= adder4_cla:adder3_0.s
s[2] <= adder4_cla:adder3_0.s
s[3] <= adder4_cla:adder3_0.s
s[4] <= adder4_cla:adder7_4.s
s[5] <= adder4_cla:adder7_4.s
s[6] <= adder4_cla:adder7_4.s
s[7] <= adder4_cla:adder7_4.s
s[8] <= adder4_cla:adder11_8.s
s[9] <= adder4_cla:adder11_8.s
s[10] <= adder4_cla:adder11_8.s
s[11] <= adder4_cla:adder11_8.s
s[12] <= adder4_cla:adder15_12.s
s[13] <= adder4_cla:adder15_12.s
s[14] <= adder4_cla:adder15_12.s
s[15] <= adder4_cla:adder15_12.s
s[16] <= adder4_cla:adder19_16.s
s[17] <= adder4_cla:adder19_16.s
s[18] <= adder4_cla:adder19_16.s
s[19] <= adder4_cla:adder19_16.s
s[20] <= adder4_cla:adder23_20.s
s[21] <= adder4_cla:adder23_20.s
s[22] <= adder4_cla:adder23_20.s
s[23] <= adder4_cla:adder23_20.s
s[24] <= adder4_cla:adder27_24.s
s[25] <= adder4_cla:adder27_24.s
s[26] <= adder4_cla:adder27_24.s
s[27] <= adder4_cla:adder27_24.s
s[28] <= adder4_cla:adder31_28.s
s[29] <= adder4_cla:adder31_28.s
s[30] <= adder4_cla:adder31_28.s
s[31] <= adder4_cla:adder31_28.s
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSignal3_0
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSignal7_4
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSignal11_8
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSignal15_12
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSignal9_16
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSignal23_20
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSigna27_24
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_g_p_G_P_signals:claSigna31_28
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4|adder4_cla:adder3_0
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder3_0|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder3_0|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder3_0|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder3_0|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder7_4
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder7_4|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder7_4|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder7_4|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder7_4|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder11_8
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder11_8|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder11_8|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder11_8|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder11_8|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder15_12
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder15_12|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder15_12|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder15_12|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder15_12|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder19_16
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder19_16|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder19_16|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder19_16|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder19_16|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder23_20
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder23_20|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder23_20|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder23_20|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder23_20|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder27_24
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder27_24|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder27_24|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder27_24|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder27_24|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder31_28
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4|adder4_cla:adder31_28|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder31_28|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder31_28|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4|adder4_cla:adder31_28|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted
s[0] <= adder4_cla:adder3_0.s
s[1] <= adder4_cla:adder3_0.s
s[2] <= adder4_cla:adder3_0.s
s[3] <= adder4_cla:adder3_0.s
s[4] <= adder4_cla:adder7_4.s
s[5] <= adder4_cla:adder7_4.s
s[6] <= adder4_cla:adder7_4.s
s[7] <= adder4_cla:adder7_4.s
s[8] <= adder4_cla:adder11_8.s
s[9] <= adder4_cla:adder11_8.s
s[10] <= adder4_cla:adder11_8.s
s[11] <= adder4_cla:adder11_8.s
s[12] <= adder4_cla:adder15_12.s
s[13] <= adder4_cla:adder15_12.s
s[14] <= adder4_cla:adder15_12.s
s[15] <= adder4_cla:adder15_12.s
s[16] <= adder4_cla:adder19_16.s
s[17] <= adder4_cla:adder19_16.s
s[18] <= adder4_cla:adder19_16.s
s[19] <= adder4_cla:adder19_16.s
s[20] <= adder4_cla:adder23_20.s
s[21] <= adder4_cla:adder23_20.s
s[22] <= adder4_cla:adder23_20.s
s[23] <= adder4_cla:adder23_20.s
s[24] <= adder4_cla:adder27_24.s
s[25] <= adder4_cla:adder27_24.s
s[26] <= adder4_cla:adder27_24.s
s[27] <= adder4_cla:adder27_24.s
s[28] <= adder4_cla:adder31_28.s
s[29] <= adder4_cla:adder31_28.s
s[30] <= adder4_cla:adder31_28.s
s[31] <= adder4_cla:adder31_28.s
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSignal3_0
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSignal7_4
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSignal11_8
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSignal15_12
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSignal9_16
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSignal23_20
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSigna27_24
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_g_p_G_P_signals:claSigna31_28
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder3_0
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder3_0|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder3_0|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder3_0|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder3_0|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder7_4
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder7_4|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder7_4|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder7_4|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder7_4|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder11_8
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder11_8|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder11_8|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder11_8|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder11_8|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder15_12
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder15_12|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder15_12|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder15_12|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder15_12|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder19_16
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder19_16|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder19_16|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder19_16|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder19_16|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder23_20
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder23_20|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder23_20|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder23_20|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder23_20|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder27_24
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder27_24|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder27_24|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder27_24|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder27_24|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder31_28
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder31_28|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder31_28|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder31_28|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|adder:adder_pc_4_imm32_shifted|adder4_cla:adder31_28|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|thirtytwobit_mux_two_one:mux_branch
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_branch|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_pcnext|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|instruction_block:instr_block1
instruction[0] <= <GND>
instruction[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= <GND>
instruction[3] <= <GND>
instruction[4] <= <GND>
instruction[5] <= <GND>
instruction[6] <= <GND>
instruction[7] <= <GND>
instruction[8] <= <GND>
instruction[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= <GND>
instruction[11] <= <GND>
instruction[12] <= <GND>
instruction[13] <= <GND>
instruction[14] <= <GND>
instruction[15] <= <GND>
instruction[16] <= <GND>
instruction[17] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= <GND>
instruction[19] <= <GND>
instruction[20] <= <GND>
instruction[21] <= <GND>
instruction[22] <= <GND>
instruction[23] <= <GND>
instruction[24] <= <GND>
instruction[25] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= <GND>
instruction[27] <= <GND>
instruction[28] <= <GND>
instruction[29] <= <GND>
instruction[30] <= <GND>
instruction[31] <= <GND>
pc[0] => Add0.IN20
pc[0] => Mux1.IN2058
pc[0] => Add2.IN20
pc[0] => Mux3.IN1033
pc[1] => Add0.IN19
pc[1] => Add1.IN18
pc[1] => Add2.IN19
pc[1] => Mux3.IN1032
pc[2] => Add0.IN18
pc[2] => Add1.IN17
pc[2] => Add2.IN18
pc[2] => Mux3.IN1031
pc[3] => Add0.IN17
pc[3] => Add1.IN16
pc[3] => Add2.IN17
pc[3] => Mux3.IN1030
pc[4] => Add0.IN16
pc[4] => Add1.IN15
pc[4] => Add2.IN16
pc[4] => Mux3.IN1029
pc[5] => Add0.IN15
pc[5] => Add1.IN14
pc[5] => Add2.IN15
pc[5] => Mux3.IN1028
pc[6] => Add0.IN14
pc[6] => Add1.IN13
pc[6] => Add2.IN14
pc[6] => Mux3.IN1027
pc[7] => Add0.IN13
pc[7] => Add1.IN12
pc[7] => Add2.IN13
pc[7] => Mux3.IN1026
pc[8] => Add0.IN12
pc[8] => Add1.IN11
pc[8] => Add2.IN12
pc[8] => Mux3.IN1025
pc[9] => Add0.IN11
pc[9] => Add1.IN10
pc[9] => Add2.IN11
pc[9] => Mux3.IN1024
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~


|mips|control_unit:control_unit1
regDst <= and_rtype.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch_or.DB_MAX_OUTPUT_PORT_TYPE
memRead <= memRead_or.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= memWrite_or.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= aluop0_or.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= aluop1_or.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= aluop2_or.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= aluSrc_or.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= regWrite_or.DB_MAX_OUTPUT_PORT_TYPE
jump <= jump_or.DB_MAX_OUTPUT_PORT_TYPE
byteOperations <= byteOperations_or.DB_MAX_OUTPUT_PORT_TYPE
move <= and_move.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => and_subi.IN0
opcode[0] => and_ori.IN0
opcode[0] => and_lb.IN0
opcode[0] => and_sb.IN0
opcode[0] => and_slti.IN0
opcode[0] => and_beq.IN0
opcode[0] => and_bne.IN0
opcode[0] => and_jal.IN0
opcode[0] => and_rtype.IN0
opcode[0] => and_addi.IN0
opcode[0] => and_andi.IN0
opcode[0] => and_lw.IN0
opcode[0] => and_sw.IN0
opcode[0] => and_j.IN0
opcode[0] => and_move.IN0
opcode[1] => and_addi.IN1
opcode[1] => and_subi.IN1
opcode[1] => and_slti.IN1
opcode[1] => and_beq.IN1
opcode[1] => and_bne.IN1
opcode[1] => and_rtype.IN1
opcode[1] => and_andi.IN1
opcode[1] => and_ori.IN1
opcode[1] => and_lw.IN1
opcode[1] => and_sw.IN1
opcode[1] => and_lb.IN1
opcode[1] => and_sb.IN1
opcode[1] => and_j.IN1
opcode[1] => and_jal.IN1
opcode[1] => and_move.IN1
opcode[2] => and_andi.IN2
opcode[2] => and_ori.IN2
opcode[2] => and_slti.IN2
opcode[2] => and_bne.IN2
opcode[2] => and_rtype.IN2
opcode[2] => and_addi.IN2
opcode[2] => and_subi.IN2
opcode[2] => and_lw.IN2
opcode[2] => and_sw.IN2
opcode[2] => and_lb.IN2
opcode[2] => and_sb.IN2
opcode[2] => and_beq.IN2
opcode[2] => and_j.IN2
opcode[2] => and_jal.IN2
opcode[2] => and_move.IN2
opcode[3] => and_lw.IN3
opcode[3] => and_lb.IN3
opcode[3] => and_j.IN3
opcode[3] => and_jal.IN3
opcode[3] => and_rtype.IN3
opcode[3] => and_addi.IN3
opcode[3] => and_subi.IN3
opcode[3] => and_andi.IN3
opcode[3] => and_ori.IN3
opcode[3] => and_sw.IN3
opcode[3] => and_sb.IN3
opcode[3] => and_slti.IN3
opcode[3] => and_beq.IN3
opcode[3] => and_bne.IN3
opcode[3] => and_move.IN3
opcode[4] => and_sw.IN4
opcode[4] => and_sb.IN4
opcode[4] => and_j.IN4
opcode[4] => and_jal.IN4
opcode[4] => and_rtype.IN4
opcode[4] => and_addi.IN4
opcode[4] => and_subi.IN4
opcode[4] => and_andi.IN4
opcode[4] => and_ori.IN4
opcode[4] => and_lw.IN4
opcode[4] => and_lb.IN4
opcode[4] => and_slti.IN4
opcode[4] => and_beq.IN4
opcode[4] => and_bne.IN4
opcode[4] => and_move.IN4
opcode[5] => and_beq.IN5
opcode[5] => and_bne.IN5
opcode[5] => and_j.IN5
opcode[5] => and_jal.IN5
opcode[5] => and_move.IN5
opcode[5] => and_rtype.IN5
opcode[5] => and_addi.IN5
opcode[5] => and_subi.IN5
opcode[5] => and_andi.IN5
opcode[5] => and_ori.IN5
opcode[5] => and_lw.IN5
opcode[5] => and_sw.IN5
opcode[5] => and_lb.IN5
opcode[5] => and_sb.IN5
opcode[5] => and_slti.IN5


|mips|alu_control:alu_control1
alu_ctr[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
function_code[0] => and_sub.IN0
function_code[0] => and_or.IN0
function_code[0] => and_slt.IN0
function_code[0] => and_add.IN0
function_code[1] => and_add.IN1
function_code[1] => and_sub.IN1
function_code[1] => and_slt.IN1
function_code[1] => and_or.IN1
function_code[2] => and_or.IN2
function_code[2] => and_slt.IN2
function_code[2] => and_add.IN2
function_code[2] => and_sub.IN2
function_code[3] => and_add.IN3
function_code[3] => and_sub.IN3
function_code[3] => and_or.IN3
function_code[3] => and_slt.IN3
function_code[4] => and_add.IN4
function_code[4] => and_sub.IN4
function_code[4] => and_or.IN4
function_code[4] => and_slt.IN4
function_code[5] => and_add.IN5
function_code[5] => and_sub.IN5
function_code[5] => and_or.IN5
function_code[5] => and_slt.IN5
ALUop[0] => and_add.IN6
ALUop[0] => and_sub.IN6
ALUop[0] => and_addi.IN0
ALUop[0] => and_or.IN6
ALUop[0] => and_ori.IN0
ALUop[0] => and_slt.IN6
ALUop[0] => and_subi.IN0
ALUop[0] => and_slti.IN0
ALUop[0] => and_beqbne.IN0
ALUop[1] => and_add.IN7
ALUop[1] => and_sub.IN7
ALUop[1] => and_subi.IN1
ALUop[1] => and_or.IN7
ALUop[1] => and_slt.IN7
ALUop[1] => and_beqbne.IN1
ALUop[1] => and_addi.IN1
ALUop[1] => and_ori.IN1
ALUop[1] => and_slti.IN1
ALUop[2] => and_add.IN8
ALUop[2] => and_sub.IN8
ALUop[2] => and_addi.IN2
ALUop[2] => and_subi.IN2
ALUop[2] => and_or.IN8
ALUop[2] => and_slt.IN8
ALUop[2] => and_slti.IN2
ALUop[2] => and_beqbne.IN2
ALUop[2] => and_ori.IN2


|mips|fivebit_mux_two_one:mux_for_write_reg1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
out[4] <= onebit_mux_two_one:mux_two_one5.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
sel => sel.IN5


|mips|fivebit_mux_two_one:mux_for_write_reg1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg1|onebit_mux_two_one:mux_two_one5
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
out[4] <= onebit_mux_two_one:mux_two_one5.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
sel => sel.IN5


|mips|fivebit_mux_two_one:mux_for_write_reg|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_write_reg|onebit_mux_two_one:mux_two_one5
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_read_reg1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
out[4] <= onebit_mux_two_one:mux_two_one5.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
sel => sel.IN5


|mips|fivebit_mux_two_one:mux_for_read_reg1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_read_reg1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_read_reg1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_read_reg1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|fivebit_mux_two_one:mux_for_read_reg1|onebit_mux_two_one:mux_two_one5
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|onebit_mux_two_one:mux_for_regWrite
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|register_block:register_block1
read_data1[0] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[1] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[2] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[3] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[4] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[5] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[6] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[7] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[8] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[9] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[10] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[11] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[12] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[13] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[14] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[15] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[16] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[17] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[18] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[19] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[20] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[21] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[22] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[23] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[24] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[25] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[26] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[27] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[28] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[29] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[30] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data1[31] <= read_data1.DB_MAX_OUTPUT_PORT_TYPE
read_data2[0] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[1] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[2] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[3] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[4] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[5] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[6] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[7] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[8] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[9] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[10] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[11] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[12] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[13] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[14] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[15] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[16] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[17] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[18] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[19] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[20] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[21] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[22] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[23] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[24] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[25] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[26] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[27] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[28] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[29] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[30] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
read_data2[31] <= read_data2.DB_MAX_OUTPUT_PORT_TYPE
write_data[0] => registers[2][0].DATAIN
write_data[0] => registers[1][0].DATAIN
write_data[0] => registers[3][0].DATAIN
write_data[0] => registers[4][0].DATAIN
write_data[0] => registers[5][0].DATAIN
write_data[0] => registers[6][0].DATAIN
write_data[0] => registers[7][0].DATAIN
write_data[0] => registers[8][0].DATAIN
write_data[0] => registers[9][0].DATAIN
write_data[0] => registers[10][0].DATAIN
write_data[0] => registers[11][0].DATAIN
write_data[0] => registers[12][0].DATAIN
write_data[0] => registers[13][0].DATAIN
write_data[0] => registers[14][0].DATAIN
write_data[0] => registers[15][0].DATAIN
write_data[0] => registers[16][0].DATAIN
write_data[0] => registers[17][0].DATAIN
write_data[0] => registers[18][0].DATAIN
write_data[0] => registers[19][0].DATAIN
write_data[0] => registers[20][0].DATAIN
write_data[0] => registers[21][0].DATAIN
write_data[0] => registers[22][0].DATAIN
write_data[0] => registers[23][0].DATAIN
write_data[0] => registers[24][0].DATAIN
write_data[0] => registers[25][0].DATAIN
write_data[0] => registers[26][0].DATAIN
write_data[0] => registers[27][0].DATAIN
write_data[0] => registers[28][0].DATAIN
write_data[0] => registers[29][0].DATAIN
write_data[0] => registers[30][0].DATAIN
write_data[0] => registers[31][0].DATAIN
write_data[1] => registers[2][1].DATAIN
write_data[1] => registers[1][1].DATAIN
write_data[1] => registers[3][1].DATAIN
write_data[1] => registers[4][1].DATAIN
write_data[1] => registers[5][1].DATAIN
write_data[1] => registers[6][1].DATAIN
write_data[1] => registers[7][1].DATAIN
write_data[1] => registers[8][1].DATAIN
write_data[1] => registers[9][1].DATAIN
write_data[1] => registers[10][1].DATAIN
write_data[1] => registers[11][1].DATAIN
write_data[1] => registers[12][1].DATAIN
write_data[1] => registers[13][1].DATAIN
write_data[1] => registers[14][1].DATAIN
write_data[1] => registers[15][1].DATAIN
write_data[1] => registers[16][1].DATAIN
write_data[1] => registers[17][1].DATAIN
write_data[1] => registers[18][1].DATAIN
write_data[1] => registers[19][1].DATAIN
write_data[1] => registers[20][1].DATAIN
write_data[1] => registers[21][1].DATAIN
write_data[1] => registers[22][1].DATAIN
write_data[1] => registers[23][1].DATAIN
write_data[1] => registers[24][1].DATAIN
write_data[1] => registers[25][1].DATAIN
write_data[1] => registers[26][1].DATAIN
write_data[1] => registers[27][1].DATAIN
write_data[1] => registers[28][1].DATAIN
write_data[1] => registers[29][1].DATAIN
write_data[1] => registers[30][1].DATAIN
write_data[1] => registers[31][1].DATAIN
write_data[2] => registers[2][2].DATAIN
write_data[2] => registers[1][2].DATAIN
write_data[2] => registers[3][2].DATAIN
write_data[2] => registers[4][2].DATAIN
write_data[2] => registers[5][2].DATAIN
write_data[2] => registers[6][2].DATAIN
write_data[2] => registers[7][2].DATAIN
write_data[2] => registers[8][2].DATAIN
write_data[2] => registers[9][2].DATAIN
write_data[2] => registers[10][2].DATAIN
write_data[2] => registers[11][2].DATAIN
write_data[2] => registers[12][2].DATAIN
write_data[2] => registers[13][2].DATAIN
write_data[2] => registers[14][2].DATAIN
write_data[2] => registers[15][2].DATAIN
write_data[2] => registers[16][2].DATAIN
write_data[2] => registers[17][2].DATAIN
write_data[2] => registers[18][2].DATAIN
write_data[2] => registers[19][2].DATAIN
write_data[2] => registers[20][2].DATAIN
write_data[2] => registers[21][2].DATAIN
write_data[2] => registers[22][2].DATAIN
write_data[2] => registers[23][2].DATAIN
write_data[2] => registers[24][2].DATAIN
write_data[2] => registers[25][2].DATAIN
write_data[2] => registers[26][2].DATAIN
write_data[2] => registers[27][2].DATAIN
write_data[2] => registers[28][2].DATAIN
write_data[2] => registers[29][2].DATAIN
write_data[2] => registers[30][2].DATAIN
write_data[2] => registers[31][2].DATAIN
write_data[3] => registers[2][3].DATAIN
write_data[3] => registers[1][3].DATAIN
write_data[3] => registers[3][3].DATAIN
write_data[3] => registers[4][3].DATAIN
write_data[3] => registers[5][3].DATAIN
write_data[3] => registers[6][3].DATAIN
write_data[3] => registers[7][3].DATAIN
write_data[3] => registers[8][3].DATAIN
write_data[3] => registers[9][3].DATAIN
write_data[3] => registers[10][3].DATAIN
write_data[3] => registers[11][3].DATAIN
write_data[3] => registers[12][3].DATAIN
write_data[3] => registers[13][3].DATAIN
write_data[3] => registers[14][3].DATAIN
write_data[3] => registers[15][3].DATAIN
write_data[3] => registers[16][3].DATAIN
write_data[3] => registers[17][3].DATAIN
write_data[3] => registers[18][3].DATAIN
write_data[3] => registers[19][3].DATAIN
write_data[3] => registers[20][3].DATAIN
write_data[3] => registers[21][3].DATAIN
write_data[3] => registers[22][3].DATAIN
write_data[3] => registers[23][3].DATAIN
write_data[3] => registers[24][3].DATAIN
write_data[3] => registers[25][3].DATAIN
write_data[3] => registers[26][3].DATAIN
write_data[3] => registers[27][3].DATAIN
write_data[3] => registers[28][3].DATAIN
write_data[3] => registers[29][3].DATAIN
write_data[3] => registers[30][3].DATAIN
write_data[3] => registers[31][3].DATAIN
write_data[4] => registers[2][4].DATAIN
write_data[4] => registers[1][4].DATAIN
write_data[4] => registers[3][4].DATAIN
write_data[4] => registers[4][4].DATAIN
write_data[4] => registers[5][4].DATAIN
write_data[4] => registers[6][4].DATAIN
write_data[4] => registers[7][4].DATAIN
write_data[4] => registers[8][4].DATAIN
write_data[4] => registers[9][4].DATAIN
write_data[4] => registers[10][4].DATAIN
write_data[4] => registers[11][4].DATAIN
write_data[4] => registers[12][4].DATAIN
write_data[4] => registers[13][4].DATAIN
write_data[4] => registers[14][4].DATAIN
write_data[4] => registers[15][4].DATAIN
write_data[4] => registers[16][4].DATAIN
write_data[4] => registers[17][4].DATAIN
write_data[4] => registers[18][4].DATAIN
write_data[4] => registers[19][4].DATAIN
write_data[4] => registers[20][4].DATAIN
write_data[4] => registers[21][4].DATAIN
write_data[4] => registers[22][4].DATAIN
write_data[4] => registers[23][4].DATAIN
write_data[4] => registers[24][4].DATAIN
write_data[4] => registers[25][4].DATAIN
write_data[4] => registers[26][4].DATAIN
write_data[4] => registers[27][4].DATAIN
write_data[4] => registers[28][4].DATAIN
write_data[4] => registers[29][4].DATAIN
write_data[4] => registers[30][4].DATAIN
write_data[4] => registers[31][4].DATAIN
write_data[5] => registers[2][5].DATAIN
write_data[5] => registers[1][5].DATAIN
write_data[5] => registers[3][5].DATAIN
write_data[5] => registers[4][5].DATAIN
write_data[5] => registers[5][5].DATAIN
write_data[5] => registers[6][5].DATAIN
write_data[5] => registers[7][5].DATAIN
write_data[5] => registers[8][5].DATAIN
write_data[5] => registers[9][5].DATAIN
write_data[5] => registers[10][5].DATAIN
write_data[5] => registers[11][5].DATAIN
write_data[5] => registers[12][5].DATAIN
write_data[5] => registers[13][5].DATAIN
write_data[5] => registers[14][5].DATAIN
write_data[5] => registers[15][5].DATAIN
write_data[5] => registers[16][5].DATAIN
write_data[5] => registers[17][5].DATAIN
write_data[5] => registers[18][5].DATAIN
write_data[5] => registers[19][5].DATAIN
write_data[5] => registers[20][5].DATAIN
write_data[5] => registers[21][5].DATAIN
write_data[5] => registers[22][5].DATAIN
write_data[5] => registers[23][5].DATAIN
write_data[5] => registers[24][5].DATAIN
write_data[5] => registers[25][5].DATAIN
write_data[5] => registers[26][5].DATAIN
write_data[5] => registers[27][5].DATAIN
write_data[5] => registers[28][5].DATAIN
write_data[5] => registers[29][5].DATAIN
write_data[5] => registers[30][5].DATAIN
write_data[5] => registers[31][5].DATAIN
write_data[6] => registers[1][6].DATAIN
write_data[6] => registers[2][6].DATAIN
write_data[6] => registers[3][6].DATAIN
write_data[6] => registers[4][6].DATAIN
write_data[6] => registers[5][6].DATAIN
write_data[6] => registers[6][6].DATAIN
write_data[6] => registers[7][6].DATAIN
write_data[6] => registers[8][6].DATAIN
write_data[6] => registers[9][6].DATAIN
write_data[6] => registers[10][6].DATAIN
write_data[6] => registers[11][6].DATAIN
write_data[6] => registers[12][6].DATAIN
write_data[6] => registers[13][6].DATAIN
write_data[6] => registers[14][6].DATAIN
write_data[6] => registers[15][6].DATAIN
write_data[6] => registers[16][6].DATAIN
write_data[6] => registers[17][6].DATAIN
write_data[6] => registers[18][6].DATAIN
write_data[6] => registers[19][6].DATAIN
write_data[6] => registers[20][6].DATAIN
write_data[6] => registers[21][6].DATAIN
write_data[6] => registers[22][6].DATAIN
write_data[6] => registers[23][6].DATAIN
write_data[6] => registers[24][6].DATAIN
write_data[6] => registers[25][6].DATAIN
write_data[6] => registers[26][6].DATAIN
write_data[6] => registers[27][6].DATAIN
write_data[6] => registers[28][6].DATAIN
write_data[6] => registers[29][6].DATAIN
write_data[6] => registers[30][6].DATAIN
write_data[6] => registers[31][6].DATAIN
write_data[7] => registers[1][7].DATAIN
write_data[7] => registers[2][7].DATAIN
write_data[7] => registers[3][7].DATAIN
write_data[7] => registers[4][7].DATAIN
write_data[7] => registers[5][7].DATAIN
write_data[7] => registers[6][7].DATAIN
write_data[7] => registers[7][7].DATAIN
write_data[7] => registers[8][7].DATAIN
write_data[7] => registers[9][7].DATAIN
write_data[7] => registers[10][7].DATAIN
write_data[7] => registers[11][7].DATAIN
write_data[7] => registers[12][7].DATAIN
write_data[7] => registers[13][7].DATAIN
write_data[7] => registers[14][7].DATAIN
write_data[7] => registers[15][7].DATAIN
write_data[7] => registers[16][7].DATAIN
write_data[7] => registers[17][7].DATAIN
write_data[7] => registers[18][7].DATAIN
write_data[7] => registers[19][7].DATAIN
write_data[7] => registers[20][7].DATAIN
write_data[7] => registers[21][7].DATAIN
write_data[7] => registers[22][7].DATAIN
write_data[7] => registers[23][7].DATAIN
write_data[7] => registers[24][7].DATAIN
write_data[7] => registers[25][7].DATAIN
write_data[7] => registers[26][7].DATAIN
write_data[7] => registers[27][7].DATAIN
write_data[7] => registers[28][7].DATAIN
write_data[7] => registers[29][7].DATAIN
write_data[7] => registers[30][7].DATAIN
write_data[7] => registers[31][7].DATAIN
write_data[8] => registers[1][8].DATAIN
write_data[8] => registers[2][8].DATAIN
write_data[8] => registers[3][8].DATAIN
write_data[8] => registers[4][8].DATAIN
write_data[8] => registers[5][8].DATAIN
write_data[8] => registers[6][8].DATAIN
write_data[8] => registers[7][8].DATAIN
write_data[8] => registers[8][8].DATAIN
write_data[8] => registers[9][8].DATAIN
write_data[8] => registers[10][8].DATAIN
write_data[8] => registers[11][8].DATAIN
write_data[8] => registers[12][8].DATAIN
write_data[8] => registers[13][8].DATAIN
write_data[8] => registers[14][8].DATAIN
write_data[8] => registers[15][8].DATAIN
write_data[8] => registers[16][8].DATAIN
write_data[8] => registers[17][8].DATAIN
write_data[8] => registers[18][8].DATAIN
write_data[8] => registers[19][8].DATAIN
write_data[8] => registers[20][8].DATAIN
write_data[8] => registers[21][8].DATAIN
write_data[8] => registers[22][8].DATAIN
write_data[8] => registers[23][8].DATAIN
write_data[8] => registers[24][8].DATAIN
write_data[8] => registers[25][8].DATAIN
write_data[8] => registers[26][8].DATAIN
write_data[8] => registers[27][8].DATAIN
write_data[8] => registers[28][8].DATAIN
write_data[8] => registers[29][8].DATAIN
write_data[8] => registers[30][8].DATAIN
write_data[8] => registers[31][8].DATAIN
write_data[9] => registers[1][9].DATAIN
write_data[9] => registers[2][9].DATAIN
write_data[9] => registers[3][9].DATAIN
write_data[9] => registers[4][9].DATAIN
write_data[9] => registers[5][9].DATAIN
write_data[9] => registers[6][9].DATAIN
write_data[9] => registers[7][9].DATAIN
write_data[9] => registers[8][9].DATAIN
write_data[9] => registers[9][9].DATAIN
write_data[9] => registers[10][9].DATAIN
write_data[9] => registers[11][9].DATAIN
write_data[9] => registers[12][9].DATAIN
write_data[9] => registers[13][9].DATAIN
write_data[9] => registers[14][9].DATAIN
write_data[9] => registers[15][9].DATAIN
write_data[9] => registers[16][9].DATAIN
write_data[9] => registers[17][9].DATAIN
write_data[9] => registers[18][9].DATAIN
write_data[9] => registers[19][9].DATAIN
write_data[9] => registers[20][9].DATAIN
write_data[9] => registers[21][9].DATAIN
write_data[9] => registers[22][9].DATAIN
write_data[9] => registers[23][9].DATAIN
write_data[9] => registers[24][9].DATAIN
write_data[9] => registers[25][9].DATAIN
write_data[9] => registers[26][9].DATAIN
write_data[9] => registers[27][9].DATAIN
write_data[9] => registers[28][9].DATAIN
write_data[9] => registers[29][9].DATAIN
write_data[9] => registers[30][9].DATAIN
write_data[9] => registers[31][9].DATAIN
write_data[10] => registers[1][10].DATAIN
write_data[10] => registers[2][10].DATAIN
write_data[10] => registers[3][10].DATAIN
write_data[10] => registers[4][10].DATAIN
write_data[10] => registers[5][10].DATAIN
write_data[10] => registers[6][10].DATAIN
write_data[10] => registers[7][10].DATAIN
write_data[10] => registers[8][10].DATAIN
write_data[10] => registers[9][10].DATAIN
write_data[10] => registers[10][10].DATAIN
write_data[10] => registers[11][10].DATAIN
write_data[10] => registers[12][10].DATAIN
write_data[10] => registers[13][10].DATAIN
write_data[10] => registers[14][10].DATAIN
write_data[10] => registers[15][10].DATAIN
write_data[10] => registers[16][10].DATAIN
write_data[10] => registers[17][10].DATAIN
write_data[10] => registers[18][10].DATAIN
write_data[10] => registers[19][10].DATAIN
write_data[10] => registers[20][10].DATAIN
write_data[10] => registers[21][10].DATAIN
write_data[10] => registers[22][10].DATAIN
write_data[10] => registers[23][10].DATAIN
write_data[10] => registers[24][10].DATAIN
write_data[10] => registers[25][10].DATAIN
write_data[10] => registers[26][10].DATAIN
write_data[10] => registers[27][10].DATAIN
write_data[10] => registers[28][10].DATAIN
write_data[10] => registers[29][10].DATAIN
write_data[10] => registers[30][10].DATAIN
write_data[10] => registers[31][10].DATAIN
write_data[11] => registers[1][11].DATAIN
write_data[11] => registers[2][11].DATAIN
write_data[11] => registers[3][11].DATAIN
write_data[11] => registers[4][11].DATAIN
write_data[11] => registers[5][11].DATAIN
write_data[11] => registers[6][11].DATAIN
write_data[11] => registers[7][11].DATAIN
write_data[11] => registers[8][11].DATAIN
write_data[11] => registers[9][11].DATAIN
write_data[11] => registers[10][11].DATAIN
write_data[11] => registers[11][11].DATAIN
write_data[11] => registers[12][11].DATAIN
write_data[11] => registers[13][11].DATAIN
write_data[11] => registers[14][11].DATAIN
write_data[11] => registers[15][11].DATAIN
write_data[11] => registers[16][11].DATAIN
write_data[11] => registers[17][11].DATAIN
write_data[11] => registers[18][11].DATAIN
write_data[11] => registers[19][11].DATAIN
write_data[11] => registers[20][11].DATAIN
write_data[11] => registers[21][11].DATAIN
write_data[11] => registers[22][11].DATAIN
write_data[11] => registers[23][11].DATAIN
write_data[11] => registers[24][11].DATAIN
write_data[11] => registers[25][11].DATAIN
write_data[11] => registers[26][11].DATAIN
write_data[11] => registers[27][11].DATAIN
write_data[11] => registers[28][11].DATAIN
write_data[11] => registers[29][11].DATAIN
write_data[11] => registers[30][11].DATAIN
write_data[11] => registers[31][11].DATAIN
write_data[12] => registers[1][12].DATAIN
write_data[12] => registers[2][12].DATAIN
write_data[12] => registers[3][12].DATAIN
write_data[12] => registers[4][12].DATAIN
write_data[12] => registers[5][12].DATAIN
write_data[12] => registers[6][12].DATAIN
write_data[12] => registers[7][12].DATAIN
write_data[12] => registers[8][12].DATAIN
write_data[12] => registers[9][12].DATAIN
write_data[12] => registers[10][12].DATAIN
write_data[12] => registers[11][12].DATAIN
write_data[12] => registers[12][12].DATAIN
write_data[12] => registers[13][12].DATAIN
write_data[12] => registers[14][12].DATAIN
write_data[12] => registers[15][12].DATAIN
write_data[12] => registers[16][12].DATAIN
write_data[12] => registers[17][12].DATAIN
write_data[12] => registers[18][12].DATAIN
write_data[12] => registers[19][12].DATAIN
write_data[12] => registers[20][12].DATAIN
write_data[12] => registers[21][12].DATAIN
write_data[12] => registers[22][12].DATAIN
write_data[12] => registers[23][12].DATAIN
write_data[12] => registers[24][12].DATAIN
write_data[12] => registers[25][12].DATAIN
write_data[12] => registers[26][12].DATAIN
write_data[12] => registers[27][12].DATAIN
write_data[12] => registers[28][12].DATAIN
write_data[12] => registers[29][12].DATAIN
write_data[12] => registers[30][12].DATAIN
write_data[12] => registers[31][12].DATAIN
write_data[13] => registers[1][13].DATAIN
write_data[13] => registers[2][13].DATAIN
write_data[13] => registers[3][13].DATAIN
write_data[13] => registers[4][13].DATAIN
write_data[13] => registers[5][13].DATAIN
write_data[13] => registers[6][13].DATAIN
write_data[13] => registers[7][13].DATAIN
write_data[13] => registers[8][13].DATAIN
write_data[13] => registers[9][13].DATAIN
write_data[13] => registers[10][13].DATAIN
write_data[13] => registers[11][13].DATAIN
write_data[13] => registers[12][13].DATAIN
write_data[13] => registers[13][13].DATAIN
write_data[13] => registers[14][13].DATAIN
write_data[13] => registers[15][13].DATAIN
write_data[13] => registers[16][13].DATAIN
write_data[13] => registers[17][13].DATAIN
write_data[13] => registers[18][13].DATAIN
write_data[13] => registers[19][13].DATAIN
write_data[13] => registers[20][13].DATAIN
write_data[13] => registers[21][13].DATAIN
write_data[13] => registers[22][13].DATAIN
write_data[13] => registers[23][13].DATAIN
write_data[13] => registers[24][13].DATAIN
write_data[13] => registers[25][13].DATAIN
write_data[13] => registers[26][13].DATAIN
write_data[13] => registers[27][13].DATAIN
write_data[13] => registers[28][13].DATAIN
write_data[13] => registers[29][13].DATAIN
write_data[13] => registers[30][13].DATAIN
write_data[13] => registers[31][13].DATAIN
write_data[14] => registers[1][14].DATAIN
write_data[14] => registers[2][14].DATAIN
write_data[14] => registers[3][14].DATAIN
write_data[14] => registers[4][14].DATAIN
write_data[14] => registers[5][14].DATAIN
write_data[14] => registers[6][14].DATAIN
write_data[14] => registers[7][14].DATAIN
write_data[14] => registers[8][14].DATAIN
write_data[14] => registers[9][14].DATAIN
write_data[14] => registers[10][14].DATAIN
write_data[14] => registers[11][14].DATAIN
write_data[14] => registers[12][14].DATAIN
write_data[14] => registers[13][14].DATAIN
write_data[14] => registers[14][14].DATAIN
write_data[14] => registers[15][14].DATAIN
write_data[14] => registers[16][14].DATAIN
write_data[14] => registers[17][14].DATAIN
write_data[14] => registers[18][14].DATAIN
write_data[14] => registers[19][14].DATAIN
write_data[14] => registers[20][14].DATAIN
write_data[14] => registers[21][14].DATAIN
write_data[14] => registers[22][14].DATAIN
write_data[14] => registers[23][14].DATAIN
write_data[14] => registers[24][14].DATAIN
write_data[14] => registers[25][14].DATAIN
write_data[14] => registers[26][14].DATAIN
write_data[14] => registers[27][14].DATAIN
write_data[14] => registers[28][14].DATAIN
write_data[14] => registers[29][14].DATAIN
write_data[14] => registers[30][14].DATAIN
write_data[14] => registers[31][14].DATAIN
write_data[15] => registers[1][15].DATAIN
write_data[15] => registers[2][15].DATAIN
write_data[15] => registers[3][15].DATAIN
write_data[15] => registers[4][15].DATAIN
write_data[15] => registers[5][15].DATAIN
write_data[15] => registers[6][15].DATAIN
write_data[15] => registers[7][15].DATAIN
write_data[15] => registers[8][15].DATAIN
write_data[15] => registers[9][15].DATAIN
write_data[15] => registers[10][15].DATAIN
write_data[15] => registers[11][15].DATAIN
write_data[15] => registers[12][15].DATAIN
write_data[15] => registers[13][15].DATAIN
write_data[15] => registers[14][15].DATAIN
write_data[15] => registers[15][15].DATAIN
write_data[15] => registers[16][15].DATAIN
write_data[15] => registers[17][15].DATAIN
write_data[15] => registers[18][15].DATAIN
write_data[15] => registers[19][15].DATAIN
write_data[15] => registers[20][15].DATAIN
write_data[15] => registers[21][15].DATAIN
write_data[15] => registers[22][15].DATAIN
write_data[15] => registers[23][15].DATAIN
write_data[15] => registers[24][15].DATAIN
write_data[15] => registers[25][15].DATAIN
write_data[15] => registers[26][15].DATAIN
write_data[15] => registers[27][15].DATAIN
write_data[15] => registers[28][15].DATAIN
write_data[15] => registers[29][15].DATAIN
write_data[15] => registers[30][15].DATAIN
write_data[15] => registers[31][15].DATAIN
write_data[16] => registers[1][16].DATAIN
write_data[16] => registers[2][16].DATAIN
write_data[16] => registers[3][16].DATAIN
write_data[16] => registers[4][16].DATAIN
write_data[16] => registers[5][16].DATAIN
write_data[16] => registers[6][16].DATAIN
write_data[16] => registers[7][16].DATAIN
write_data[16] => registers[8][16].DATAIN
write_data[16] => registers[9][16].DATAIN
write_data[16] => registers[10][16].DATAIN
write_data[16] => registers[11][16].DATAIN
write_data[16] => registers[12][16].DATAIN
write_data[16] => registers[13][16].DATAIN
write_data[16] => registers[14][16].DATAIN
write_data[16] => registers[15][16].DATAIN
write_data[16] => registers[16][16].DATAIN
write_data[16] => registers[17][16].DATAIN
write_data[16] => registers[18][16].DATAIN
write_data[16] => registers[19][16].DATAIN
write_data[16] => registers[20][16].DATAIN
write_data[16] => registers[21][16].DATAIN
write_data[16] => registers[22][16].DATAIN
write_data[16] => registers[23][16].DATAIN
write_data[16] => registers[24][16].DATAIN
write_data[16] => registers[25][16].DATAIN
write_data[16] => registers[26][16].DATAIN
write_data[16] => registers[27][16].DATAIN
write_data[16] => registers[28][16].DATAIN
write_data[16] => registers[29][16].DATAIN
write_data[16] => registers[30][16].DATAIN
write_data[16] => registers[31][16].DATAIN
write_data[17] => registers[1][17].DATAIN
write_data[17] => registers[2][17].DATAIN
write_data[17] => registers[3][17].DATAIN
write_data[17] => registers[4][17].DATAIN
write_data[17] => registers[5][17].DATAIN
write_data[17] => registers[6][17].DATAIN
write_data[17] => registers[7][17].DATAIN
write_data[17] => registers[8][17].DATAIN
write_data[17] => registers[9][17].DATAIN
write_data[17] => registers[10][17].DATAIN
write_data[17] => registers[11][17].DATAIN
write_data[17] => registers[12][17].DATAIN
write_data[17] => registers[13][17].DATAIN
write_data[17] => registers[14][17].DATAIN
write_data[17] => registers[15][17].DATAIN
write_data[17] => registers[16][17].DATAIN
write_data[17] => registers[17][17].DATAIN
write_data[17] => registers[18][17].DATAIN
write_data[17] => registers[19][17].DATAIN
write_data[17] => registers[20][17].DATAIN
write_data[17] => registers[21][17].DATAIN
write_data[17] => registers[22][17].DATAIN
write_data[17] => registers[23][17].DATAIN
write_data[17] => registers[24][17].DATAIN
write_data[17] => registers[25][17].DATAIN
write_data[17] => registers[26][17].DATAIN
write_data[17] => registers[27][17].DATAIN
write_data[17] => registers[28][17].DATAIN
write_data[17] => registers[29][17].DATAIN
write_data[17] => registers[30][17].DATAIN
write_data[17] => registers[31][17].DATAIN
write_data[18] => registers[1][18].DATAIN
write_data[18] => registers[2][18].DATAIN
write_data[18] => registers[3][18].DATAIN
write_data[18] => registers[4][18].DATAIN
write_data[18] => registers[5][18].DATAIN
write_data[18] => registers[6][18].DATAIN
write_data[18] => registers[7][18].DATAIN
write_data[18] => registers[8][18].DATAIN
write_data[18] => registers[9][18].DATAIN
write_data[18] => registers[10][18].DATAIN
write_data[18] => registers[11][18].DATAIN
write_data[18] => registers[12][18].DATAIN
write_data[18] => registers[13][18].DATAIN
write_data[18] => registers[14][18].DATAIN
write_data[18] => registers[15][18].DATAIN
write_data[18] => registers[16][18].DATAIN
write_data[18] => registers[17][18].DATAIN
write_data[18] => registers[18][18].DATAIN
write_data[18] => registers[19][18].DATAIN
write_data[18] => registers[20][18].DATAIN
write_data[18] => registers[21][18].DATAIN
write_data[18] => registers[22][18].DATAIN
write_data[18] => registers[23][18].DATAIN
write_data[18] => registers[24][18].DATAIN
write_data[18] => registers[25][18].DATAIN
write_data[18] => registers[26][18].DATAIN
write_data[18] => registers[27][18].DATAIN
write_data[18] => registers[28][18].DATAIN
write_data[18] => registers[29][18].DATAIN
write_data[18] => registers[30][18].DATAIN
write_data[18] => registers[31][18].DATAIN
write_data[19] => registers[1][19].DATAIN
write_data[19] => registers[2][19].DATAIN
write_data[19] => registers[3][19].DATAIN
write_data[19] => registers[4][19].DATAIN
write_data[19] => registers[5][19].DATAIN
write_data[19] => registers[6][19].DATAIN
write_data[19] => registers[7][19].DATAIN
write_data[19] => registers[8][19].DATAIN
write_data[19] => registers[9][19].DATAIN
write_data[19] => registers[10][19].DATAIN
write_data[19] => registers[11][19].DATAIN
write_data[19] => registers[12][19].DATAIN
write_data[19] => registers[13][19].DATAIN
write_data[19] => registers[14][19].DATAIN
write_data[19] => registers[15][19].DATAIN
write_data[19] => registers[16][19].DATAIN
write_data[19] => registers[17][19].DATAIN
write_data[19] => registers[18][19].DATAIN
write_data[19] => registers[19][19].DATAIN
write_data[19] => registers[20][19].DATAIN
write_data[19] => registers[21][19].DATAIN
write_data[19] => registers[22][19].DATAIN
write_data[19] => registers[23][19].DATAIN
write_data[19] => registers[24][19].DATAIN
write_data[19] => registers[25][19].DATAIN
write_data[19] => registers[26][19].DATAIN
write_data[19] => registers[27][19].DATAIN
write_data[19] => registers[28][19].DATAIN
write_data[19] => registers[29][19].DATAIN
write_data[19] => registers[30][19].DATAIN
write_data[19] => registers[31][19].DATAIN
write_data[20] => registers[1][20].DATAIN
write_data[20] => registers[2][20].DATAIN
write_data[20] => registers[3][20].DATAIN
write_data[20] => registers[4][20].DATAIN
write_data[20] => registers[5][20].DATAIN
write_data[20] => registers[6][20].DATAIN
write_data[20] => registers[7][20].DATAIN
write_data[20] => registers[8][20].DATAIN
write_data[20] => registers[9][20].DATAIN
write_data[20] => registers[10][20].DATAIN
write_data[20] => registers[11][20].DATAIN
write_data[20] => registers[12][20].DATAIN
write_data[20] => registers[13][20].DATAIN
write_data[20] => registers[14][20].DATAIN
write_data[20] => registers[15][20].DATAIN
write_data[20] => registers[16][20].DATAIN
write_data[20] => registers[17][20].DATAIN
write_data[20] => registers[18][20].DATAIN
write_data[20] => registers[19][20].DATAIN
write_data[20] => registers[20][20].DATAIN
write_data[20] => registers[21][20].DATAIN
write_data[20] => registers[22][20].DATAIN
write_data[20] => registers[23][20].DATAIN
write_data[20] => registers[24][20].DATAIN
write_data[20] => registers[25][20].DATAIN
write_data[20] => registers[26][20].DATAIN
write_data[20] => registers[27][20].DATAIN
write_data[20] => registers[28][20].DATAIN
write_data[20] => registers[29][20].DATAIN
write_data[20] => registers[30][20].DATAIN
write_data[20] => registers[31][20].DATAIN
write_data[21] => registers[1][21].DATAIN
write_data[21] => registers[2][21].DATAIN
write_data[21] => registers[3][21].DATAIN
write_data[21] => registers[4][21].DATAIN
write_data[21] => registers[5][21].DATAIN
write_data[21] => registers[6][21].DATAIN
write_data[21] => registers[7][21].DATAIN
write_data[21] => registers[8][21].DATAIN
write_data[21] => registers[9][21].DATAIN
write_data[21] => registers[10][21].DATAIN
write_data[21] => registers[11][21].DATAIN
write_data[21] => registers[12][21].DATAIN
write_data[21] => registers[13][21].DATAIN
write_data[21] => registers[14][21].DATAIN
write_data[21] => registers[15][21].DATAIN
write_data[21] => registers[16][21].DATAIN
write_data[21] => registers[17][21].DATAIN
write_data[21] => registers[18][21].DATAIN
write_data[21] => registers[19][21].DATAIN
write_data[21] => registers[20][21].DATAIN
write_data[21] => registers[21][21].DATAIN
write_data[21] => registers[22][21].DATAIN
write_data[21] => registers[23][21].DATAIN
write_data[21] => registers[24][21].DATAIN
write_data[21] => registers[25][21].DATAIN
write_data[21] => registers[26][21].DATAIN
write_data[21] => registers[27][21].DATAIN
write_data[21] => registers[28][21].DATAIN
write_data[21] => registers[29][21].DATAIN
write_data[21] => registers[30][21].DATAIN
write_data[21] => registers[31][21].DATAIN
write_data[22] => registers[1][22].DATAIN
write_data[22] => registers[2][22].DATAIN
write_data[22] => registers[3][22].DATAIN
write_data[22] => registers[4][22].DATAIN
write_data[22] => registers[5][22].DATAIN
write_data[22] => registers[6][22].DATAIN
write_data[22] => registers[7][22].DATAIN
write_data[22] => registers[8][22].DATAIN
write_data[22] => registers[9][22].DATAIN
write_data[22] => registers[10][22].DATAIN
write_data[22] => registers[11][22].DATAIN
write_data[22] => registers[12][22].DATAIN
write_data[22] => registers[13][22].DATAIN
write_data[22] => registers[14][22].DATAIN
write_data[22] => registers[15][22].DATAIN
write_data[22] => registers[16][22].DATAIN
write_data[22] => registers[17][22].DATAIN
write_data[22] => registers[18][22].DATAIN
write_data[22] => registers[19][22].DATAIN
write_data[22] => registers[20][22].DATAIN
write_data[22] => registers[21][22].DATAIN
write_data[22] => registers[22][22].DATAIN
write_data[22] => registers[23][22].DATAIN
write_data[22] => registers[24][22].DATAIN
write_data[22] => registers[25][22].DATAIN
write_data[22] => registers[26][22].DATAIN
write_data[22] => registers[27][22].DATAIN
write_data[22] => registers[28][22].DATAIN
write_data[22] => registers[29][22].DATAIN
write_data[22] => registers[30][22].DATAIN
write_data[22] => registers[31][22].DATAIN
write_data[23] => registers[1][23].DATAIN
write_data[23] => registers[2][23].DATAIN
write_data[23] => registers[3][23].DATAIN
write_data[23] => registers[4][23].DATAIN
write_data[23] => registers[5][23].DATAIN
write_data[23] => registers[6][23].DATAIN
write_data[23] => registers[7][23].DATAIN
write_data[23] => registers[8][23].DATAIN
write_data[23] => registers[9][23].DATAIN
write_data[23] => registers[10][23].DATAIN
write_data[23] => registers[11][23].DATAIN
write_data[23] => registers[12][23].DATAIN
write_data[23] => registers[13][23].DATAIN
write_data[23] => registers[14][23].DATAIN
write_data[23] => registers[15][23].DATAIN
write_data[23] => registers[16][23].DATAIN
write_data[23] => registers[17][23].DATAIN
write_data[23] => registers[18][23].DATAIN
write_data[23] => registers[19][23].DATAIN
write_data[23] => registers[20][23].DATAIN
write_data[23] => registers[21][23].DATAIN
write_data[23] => registers[22][23].DATAIN
write_data[23] => registers[23][23].DATAIN
write_data[23] => registers[24][23].DATAIN
write_data[23] => registers[25][23].DATAIN
write_data[23] => registers[26][23].DATAIN
write_data[23] => registers[27][23].DATAIN
write_data[23] => registers[28][23].DATAIN
write_data[23] => registers[29][23].DATAIN
write_data[23] => registers[30][23].DATAIN
write_data[23] => registers[31][23].DATAIN
write_data[24] => registers[1][24].DATAIN
write_data[24] => registers[2][24].DATAIN
write_data[24] => registers[3][24].DATAIN
write_data[24] => registers[4][24].DATAIN
write_data[24] => registers[5][24].DATAIN
write_data[24] => registers[6][24].DATAIN
write_data[24] => registers[7][24].DATAIN
write_data[24] => registers[8][24].DATAIN
write_data[24] => registers[9][24].DATAIN
write_data[24] => registers[10][24].DATAIN
write_data[24] => registers[11][24].DATAIN
write_data[24] => registers[12][24].DATAIN
write_data[24] => registers[13][24].DATAIN
write_data[24] => registers[14][24].DATAIN
write_data[24] => registers[15][24].DATAIN
write_data[24] => registers[16][24].DATAIN
write_data[24] => registers[17][24].DATAIN
write_data[24] => registers[18][24].DATAIN
write_data[24] => registers[19][24].DATAIN
write_data[24] => registers[20][24].DATAIN
write_data[24] => registers[21][24].DATAIN
write_data[24] => registers[22][24].DATAIN
write_data[24] => registers[23][24].DATAIN
write_data[24] => registers[24][24].DATAIN
write_data[24] => registers[25][24].DATAIN
write_data[24] => registers[26][24].DATAIN
write_data[24] => registers[27][24].DATAIN
write_data[24] => registers[28][24].DATAIN
write_data[24] => registers[29][24].DATAIN
write_data[24] => registers[30][24].DATAIN
write_data[24] => registers[31][24].DATAIN
write_data[25] => registers[1][25].DATAIN
write_data[25] => registers[2][25].DATAIN
write_data[25] => registers[3][25].DATAIN
write_data[25] => registers[4][25].DATAIN
write_data[25] => registers[5][25].DATAIN
write_data[25] => registers[6][25].DATAIN
write_data[25] => registers[7][25].DATAIN
write_data[25] => registers[8][25].DATAIN
write_data[25] => registers[9][25].DATAIN
write_data[25] => registers[10][25].DATAIN
write_data[25] => registers[11][25].DATAIN
write_data[25] => registers[12][25].DATAIN
write_data[25] => registers[13][25].DATAIN
write_data[25] => registers[14][25].DATAIN
write_data[25] => registers[15][25].DATAIN
write_data[25] => registers[16][25].DATAIN
write_data[25] => registers[17][25].DATAIN
write_data[25] => registers[18][25].DATAIN
write_data[25] => registers[19][25].DATAIN
write_data[25] => registers[20][25].DATAIN
write_data[25] => registers[21][25].DATAIN
write_data[25] => registers[22][25].DATAIN
write_data[25] => registers[23][25].DATAIN
write_data[25] => registers[24][25].DATAIN
write_data[25] => registers[25][25].DATAIN
write_data[25] => registers[26][25].DATAIN
write_data[25] => registers[27][25].DATAIN
write_data[25] => registers[28][25].DATAIN
write_data[25] => registers[29][25].DATAIN
write_data[25] => registers[30][25].DATAIN
write_data[25] => registers[31][25].DATAIN
write_data[26] => registers[1][26].DATAIN
write_data[26] => registers[2][26].DATAIN
write_data[26] => registers[3][26].DATAIN
write_data[26] => registers[4][26].DATAIN
write_data[26] => registers[5][26].DATAIN
write_data[26] => registers[6][26].DATAIN
write_data[26] => registers[7][26].DATAIN
write_data[26] => registers[8][26].DATAIN
write_data[26] => registers[9][26].DATAIN
write_data[26] => registers[10][26].DATAIN
write_data[26] => registers[11][26].DATAIN
write_data[26] => registers[12][26].DATAIN
write_data[26] => registers[13][26].DATAIN
write_data[26] => registers[14][26].DATAIN
write_data[26] => registers[15][26].DATAIN
write_data[26] => registers[16][26].DATAIN
write_data[26] => registers[17][26].DATAIN
write_data[26] => registers[18][26].DATAIN
write_data[26] => registers[19][26].DATAIN
write_data[26] => registers[20][26].DATAIN
write_data[26] => registers[21][26].DATAIN
write_data[26] => registers[22][26].DATAIN
write_data[26] => registers[23][26].DATAIN
write_data[26] => registers[24][26].DATAIN
write_data[26] => registers[25][26].DATAIN
write_data[26] => registers[26][26].DATAIN
write_data[26] => registers[27][26].DATAIN
write_data[26] => registers[28][26].DATAIN
write_data[26] => registers[29][26].DATAIN
write_data[26] => registers[30][26].DATAIN
write_data[26] => registers[31][26].DATAIN
write_data[27] => registers[1][27].DATAIN
write_data[27] => registers[2][27].DATAIN
write_data[27] => registers[3][27].DATAIN
write_data[27] => registers[4][27].DATAIN
write_data[27] => registers[5][27].DATAIN
write_data[27] => registers[6][27].DATAIN
write_data[27] => registers[7][27].DATAIN
write_data[27] => registers[8][27].DATAIN
write_data[27] => registers[9][27].DATAIN
write_data[27] => registers[10][27].DATAIN
write_data[27] => registers[11][27].DATAIN
write_data[27] => registers[12][27].DATAIN
write_data[27] => registers[13][27].DATAIN
write_data[27] => registers[14][27].DATAIN
write_data[27] => registers[15][27].DATAIN
write_data[27] => registers[16][27].DATAIN
write_data[27] => registers[17][27].DATAIN
write_data[27] => registers[18][27].DATAIN
write_data[27] => registers[19][27].DATAIN
write_data[27] => registers[20][27].DATAIN
write_data[27] => registers[21][27].DATAIN
write_data[27] => registers[22][27].DATAIN
write_data[27] => registers[23][27].DATAIN
write_data[27] => registers[24][27].DATAIN
write_data[27] => registers[25][27].DATAIN
write_data[27] => registers[26][27].DATAIN
write_data[27] => registers[27][27].DATAIN
write_data[27] => registers[28][27].DATAIN
write_data[27] => registers[29][27].DATAIN
write_data[27] => registers[30][27].DATAIN
write_data[27] => registers[31][27].DATAIN
write_data[28] => registers[1][28].DATAIN
write_data[28] => registers[2][28].DATAIN
write_data[28] => registers[3][28].DATAIN
write_data[28] => registers[4][28].DATAIN
write_data[28] => registers[5][28].DATAIN
write_data[28] => registers[6][28].DATAIN
write_data[28] => registers[7][28].DATAIN
write_data[28] => registers[8][28].DATAIN
write_data[28] => registers[9][28].DATAIN
write_data[28] => registers[10][28].DATAIN
write_data[28] => registers[11][28].DATAIN
write_data[28] => registers[12][28].DATAIN
write_data[28] => registers[13][28].DATAIN
write_data[28] => registers[14][28].DATAIN
write_data[28] => registers[15][28].DATAIN
write_data[28] => registers[16][28].DATAIN
write_data[28] => registers[17][28].DATAIN
write_data[28] => registers[18][28].DATAIN
write_data[28] => registers[19][28].DATAIN
write_data[28] => registers[20][28].DATAIN
write_data[28] => registers[21][28].DATAIN
write_data[28] => registers[22][28].DATAIN
write_data[28] => registers[23][28].DATAIN
write_data[28] => registers[24][28].DATAIN
write_data[28] => registers[25][28].DATAIN
write_data[28] => registers[26][28].DATAIN
write_data[28] => registers[27][28].DATAIN
write_data[28] => registers[28][28].DATAIN
write_data[28] => registers[29][28].DATAIN
write_data[28] => registers[30][28].DATAIN
write_data[28] => registers[31][28].DATAIN
write_data[29] => registers[1][29].DATAIN
write_data[29] => registers[2][29].DATAIN
write_data[29] => registers[3][29].DATAIN
write_data[29] => registers[4][29].DATAIN
write_data[29] => registers[5][29].DATAIN
write_data[29] => registers[6][29].DATAIN
write_data[29] => registers[7][29].DATAIN
write_data[29] => registers[8][29].DATAIN
write_data[29] => registers[9][29].DATAIN
write_data[29] => registers[10][29].DATAIN
write_data[29] => registers[11][29].DATAIN
write_data[29] => registers[12][29].DATAIN
write_data[29] => registers[13][29].DATAIN
write_data[29] => registers[14][29].DATAIN
write_data[29] => registers[15][29].DATAIN
write_data[29] => registers[16][29].DATAIN
write_data[29] => registers[17][29].DATAIN
write_data[29] => registers[18][29].DATAIN
write_data[29] => registers[19][29].DATAIN
write_data[29] => registers[20][29].DATAIN
write_data[29] => registers[21][29].DATAIN
write_data[29] => registers[22][29].DATAIN
write_data[29] => registers[23][29].DATAIN
write_data[29] => registers[24][29].DATAIN
write_data[29] => registers[25][29].DATAIN
write_data[29] => registers[26][29].DATAIN
write_data[29] => registers[27][29].DATAIN
write_data[29] => registers[28][29].DATAIN
write_data[29] => registers[29][29].DATAIN
write_data[29] => registers[30][29].DATAIN
write_data[29] => registers[31][29].DATAIN
write_data[30] => registers[1][30].DATAIN
write_data[30] => registers[2][30].DATAIN
write_data[30] => registers[3][30].DATAIN
write_data[30] => registers[4][30].DATAIN
write_data[30] => registers[5][30].DATAIN
write_data[30] => registers[6][30].DATAIN
write_data[30] => registers[7][30].DATAIN
write_data[30] => registers[8][30].DATAIN
write_data[30] => registers[9][30].DATAIN
write_data[30] => registers[10][30].DATAIN
write_data[30] => registers[11][30].DATAIN
write_data[30] => registers[12][30].DATAIN
write_data[30] => registers[13][30].DATAIN
write_data[30] => registers[14][30].DATAIN
write_data[30] => registers[15][30].DATAIN
write_data[30] => registers[16][30].DATAIN
write_data[30] => registers[17][30].DATAIN
write_data[30] => registers[18][30].DATAIN
write_data[30] => registers[19][30].DATAIN
write_data[30] => registers[20][30].DATAIN
write_data[30] => registers[21][30].DATAIN
write_data[30] => registers[22][30].DATAIN
write_data[30] => registers[23][30].DATAIN
write_data[30] => registers[24][30].DATAIN
write_data[30] => registers[25][30].DATAIN
write_data[30] => registers[26][30].DATAIN
write_data[30] => registers[27][30].DATAIN
write_data[30] => registers[28][30].DATAIN
write_data[30] => registers[29][30].DATAIN
write_data[30] => registers[30][30].DATAIN
write_data[30] => registers[31][30].DATAIN
write_data[31] => registers[1][31].DATAIN
write_data[31] => registers[2][31].DATAIN
write_data[31] => registers[3][31].DATAIN
write_data[31] => registers[4][31].DATAIN
write_data[31] => registers[5][31].DATAIN
write_data[31] => registers[6][31].DATAIN
write_data[31] => registers[7][31].DATAIN
write_data[31] => registers[8][31].DATAIN
write_data[31] => registers[9][31].DATAIN
write_data[31] => registers[10][31].DATAIN
write_data[31] => registers[11][31].DATAIN
write_data[31] => registers[12][31].DATAIN
write_data[31] => registers[13][31].DATAIN
write_data[31] => registers[14][31].DATAIN
write_data[31] => registers[15][31].DATAIN
write_data[31] => registers[16][31].DATAIN
write_data[31] => registers[17][31].DATAIN
write_data[31] => registers[18][31].DATAIN
write_data[31] => registers[19][31].DATAIN
write_data[31] => registers[20][31].DATAIN
write_data[31] => registers[21][31].DATAIN
write_data[31] => registers[22][31].DATAIN
write_data[31] => registers[23][31].DATAIN
write_data[31] => registers[24][31].DATAIN
write_data[31] => registers[25][31].DATAIN
write_data[31] => registers[26][31].DATAIN
write_data[31] => registers[27][31].DATAIN
write_data[31] => registers[28][31].DATAIN
write_data[31] => registers[29][31].DATAIN
write_data[31] => registers[30][31].DATAIN
write_data[31] => registers[31][31].DATAIN
read_reg1[0] => Mux0.IN5
read_reg1[0] => Mux1.IN5
read_reg1[0] => Mux2.IN5
read_reg1[0] => Mux3.IN5
read_reg1[0] => Mux4.IN5
read_reg1[0] => Mux5.IN5
read_reg1[0] => Mux6.IN5
read_reg1[0] => Mux7.IN5
read_reg1[0] => Mux8.IN5
read_reg1[0] => Mux9.IN5
read_reg1[0] => Mux10.IN5
read_reg1[0] => Mux11.IN5
read_reg1[0] => Mux12.IN5
read_reg1[0] => Mux13.IN5
read_reg1[0] => Mux14.IN5
read_reg1[0] => Mux15.IN5
read_reg1[0] => Mux16.IN5
read_reg1[0] => Mux17.IN5
read_reg1[0] => Mux18.IN5
read_reg1[0] => Mux19.IN5
read_reg1[0] => Mux20.IN5
read_reg1[0] => Mux21.IN5
read_reg1[0] => Mux22.IN5
read_reg1[0] => Mux23.IN5
read_reg1[0] => Mux24.IN5
read_reg1[0] => Mux25.IN5
read_reg1[0] => Mux26.IN5
read_reg1[0] => Mux27.IN5
read_reg1[0] => Mux28.IN5
read_reg1[0] => Mux29.IN5
read_reg1[0] => Mux30.IN5
read_reg1[0] => Mux31.IN5
read_reg1[0] => Equal0.IN31
read_reg1[1] => Mux0.IN4
read_reg1[1] => Mux1.IN4
read_reg1[1] => Mux2.IN4
read_reg1[1] => Mux3.IN4
read_reg1[1] => Mux4.IN4
read_reg1[1] => Mux5.IN4
read_reg1[1] => Mux6.IN4
read_reg1[1] => Mux7.IN4
read_reg1[1] => Mux8.IN4
read_reg1[1] => Mux9.IN4
read_reg1[1] => Mux10.IN4
read_reg1[1] => Mux11.IN4
read_reg1[1] => Mux12.IN4
read_reg1[1] => Mux13.IN4
read_reg1[1] => Mux14.IN4
read_reg1[1] => Mux15.IN4
read_reg1[1] => Mux16.IN4
read_reg1[1] => Mux17.IN4
read_reg1[1] => Mux18.IN4
read_reg1[1] => Mux19.IN4
read_reg1[1] => Mux20.IN4
read_reg1[1] => Mux21.IN4
read_reg1[1] => Mux22.IN4
read_reg1[1] => Mux23.IN4
read_reg1[1] => Mux24.IN4
read_reg1[1] => Mux25.IN4
read_reg1[1] => Mux26.IN4
read_reg1[1] => Mux27.IN4
read_reg1[1] => Mux28.IN4
read_reg1[1] => Mux29.IN4
read_reg1[1] => Mux30.IN4
read_reg1[1] => Mux31.IN4
read_reg1[1] => Equal0.IN30
read_reg1[2] => Mux0.IN3
read_reg1[2] => Mux1.IN3
read_reg1[2] => Mux2.IN3
read_reg1[2] => Mux3.IN3
read_reg1[2] => Mux4.IN3
read_reg1[2] => Mux5.IN3
read_reg1[2] => Mux6.IN3
read_reg1[2] => Mux7.IN3
read_reg1[2] => Mux8.IN3
read_reg1[2] => Mux9.IN3
read_reg1[2] => Mux10.IN3
read_reg1[2] => Mux11.IN3
read_reg1[2] => Mux12.IN3
read_reg1[2] => Mux13.IN3
read_reg1[2] => Mux14.IN3
read_reg1[2] => Mux15.IN3
read_reg1[2] => Mux16.IN3
read_reg1[2] => Mux17.IN3
read_reg1[2] => Mux18.IN3
read_reg1[2] => Mux19.IN3
read_reg1[2] => Mux20.IN3
read_reg1[2] => Mux21.IN3
read_reg1[2] => Mux22.IN3
read_reg1[2] => Mux23.IN3
read_reg1[2] => Mux24.IN3
read_reg1[2] => Mux25.IN3
read_reg1[2] => Mux26.IN3
read_reg1[2] => Mux27.IN3
read_reg1[2] => Mux28.IN3
read_reg1[2] => Mux29.IN3
read_reg1[2] => Mux30.IN3
read_reg1[2] => Mux31.IN3
read_reg1[2] => Equal0.IN29
read_reg1[3] => Mux0.IN2
read_reg1[3] => Mux1.IN2
read_reg1[3] => Mux2.IN2
read_reg1[3] => Mux3.IN2
read_reg1[3] => Mux4.IN2
read_reg1[3] => Mux5.IN2
read_reg1[3] => Mux6.IN2
read_reg1[3] => Mux7.IN2
read_reg1[3] => Mux8.IN2
read_reg1[3] => Mux9.IN2
read_reg1[3] => Mux10.IN2
read_reg1[3] => Mux11.IN2
read_reg1[3] => Mux12.IN2
read_reg1[3] => Mux13.IN2
read_reg1[3] => Mux14.IN2
read_reg1[3] => Mux15.IN2
read_reg1[3] => Mux16.IN2
read_reg1[3] => Mux17.IN2
read_reg1[3] => Mux18.IN2
read_reg1[3] => Mux19.IN2
read_reg1[3] => Mux20.IN2
read_reg1[3] => Mux21.IN2
read_reg1[3] => Mux22.IN2
read_reg1[3] => Mux23.IN2
read_reg1[3] => Mux24.IN2
read_reg1[3] => Mux25.IN2
read_reg1[3] => Mux26.IN2
read_reg1[3] => Mux27.IN2
read_reg1[3] => Mux28.IN2
read_reg1[3] => Mux29.IN2
read_reg1[3] => Mux30.IN2
read_reg1[3] => Mux31.IN2
read_reg1[3] => Equal0.IN28
read_reg1[4] => Mux0.IN1
read_reg1[4] => Mux1.IN1
read_reg1[4] => Mux2.IN1
read_reg1[4] => Mux3.IN1
read_reg1[4] => Mux4.IN1
read_reg1[4] => Mux5.IN1
read_reg1[4] => Mux6.IN1
read_reg1[4] => Mux7.IN1
read_reg1[4] => Mux8.IN1
read_reg1[4] => Mux9.IN1
read_reg1[4] => Mux10.IN1
read_reg1[4] => Mux11.IN1
read_reg1[4] => Mux12.IN1
read_reg1[4] => Mux13.IN1
read_reg1[4] => Mux14.IN1
read_reg1[4] => Mux15.IN1
read_reg1[4] => Mux16.IN1
read_reg1[4] => Mux17.IN1
read_reg1[4] => Mux18.IN1
read_reg1[4] => Mux19.IN1
read_reg1[4] => Mux20.IN1
read_reg1[4] => Mux21.IN1
read_reg1[4] => Mux22.IN1
read_reg1[4] => Mux23.IN1
read_reg1[4] => Mux24.IN1
read_reg1[4] => Mux25.IN1
read_reg1[4] => Mux26.IN1
read_reg1[4] => Mux27.IN1
read_reg1[4] => Mux28.IN1
read_reg1[4] => Mux29.IN1
read_reg1[4] => Mux30.IN1
read_reg1[4] => Mux31.IN1
read_reg1[4] => Equal0.IN27
read_reg2[0] => Mux32.IN5
read_reg2[0] => Mux33.IN5
read_reg2[0] => Mux34.IN5
read_reg2[0] => Mux35.IN5
read_reg2[0] => Mux36.IN5
read_reg2[0] => Mux37.IN5
read_reg2[0] => Mux38.IN5
read_reg2[0] => Mux39.IN5
read_reg2[0] => Mux40.IN5
read_reg2[0] => Mux41.IN5
read_reg2[0] => Mux42.IN5
read_reg2[0] => Mux43.IN5
read_reg2[0] => Mux44.IN5
read_reg2[0] => Mux45.IN5
read_reg2[0] => Mux46.IN5
read_reg2[0] => Mux47.IN5
read_reg2[0] => Mux48.IN5
read_reg2[0] => Mux49.IN5
read_reg2[0] => Mux50.IN5
read_reg2[0] => Mux51.IN5
read_reg2[0] => Mux52.IN5
read_reg2[0] => Mux53.IN5
read_reg2[0] => Mux54.IN5
read_reg2[0] => Mux55.IN5
read_reg2[0] => Mux56.IN5
read_reg2[0] => Mux57.IN5
read_reg2[0] => Mux58.IN5
read_reg2[0] => Mux59.IN5
read_reg2[0] => Mux60.IN5
read_reg2[0] => Mux61.IN5
read_reg2[0] => Mux62.IN5
read_reg2[0] => Mux63.IN5
read_reg2[0] => Equal1.IN31
read_reg2[1] => Mux32.IN4
read_reg2[1] => Mux33.IN4
read_reg2[1] => Mux34.IN4
read_reg2[1] => Mux35.IN4
read_reg2[1] => Mux36.IN4
read_reg2[1] => Mux37.IN4
read_reg2[1] => Mux38.IN4
read_reg2[1] => Mux39.IN4
read_reg2[1] => Mux40.IN4
read_reg2[1] => Mux41.IN4
read_reg2[1] => Mux42.IN4
read_reg2[1] => Mux43.IN4
read_reg2[1] => Mux44.IN4
read_reg2[1] => Mux45.IN4
read_reg2[1] => Mux46.IN4
read_reg2[1] => Mux47.IN4
read_reg2[1] => Mux48.IN4
read_reg2[1] => Mux49.IN4
read_reg2[1] => Mux50.IN4
read_reg2[1] => Mux51.IN4
read_reg2[1] => Mux52.IN4
read_reg2[1] => Mux53.IN4
read_reg2[1] => Mux54.IN4
read_reg2[1] => Mux55.IN4
read_reg2[1] => Mux56.IN4
read_reg2[1] => Mux57.IN4
read_reg2[1] => Mux58.IN4
read_reg2[1] => Mux59.IN4
read_reg2[1] => Mux60.IN4
read_reg2[1] => Mux61.IN4
read_reg2[1] => Mux62.IN4
read_reg2[1] => Mux63.IN4
read_reg2[1] => Equal1.IN30
read_reg2[2] => Mux32.IN3
read_reg2[2] => Mux33.IN3
read_reg2[2] => Mux34.IN3
read_reg2[2] => Mux35.IN3
read_reg2[2] => Mux36.IN3
read_reg2[2] => Mux37.IN3
read_reg2[2] => Mux38.IN3
read_reg2[2] => Mux39.IN3
read_reg2[2] => Mux40.IN3
read_reg2[2] => Mux41.IN3
read_reg2[2] => Mux42.IN3
read_reg2[2] => Mux43.IN3
read_reg2[2] => Mux44.IN3
read_reg2[2] => Mux45.IN3
read_reg2[2] => Mux46.IN3
read_reg2[2] => Mux47.IN3
read_reg2[2] => Mux48.IN3
read_reg2[2] => Mux49.IN3
read_reg2[2] => Mux50.IN3
read_reg2[2] => Mux51.IN3
read_reg2[2] => Mux52.IN3
read_reg2[2] => Mux53.IN3
read_reg2[2] => Mux54.IN3
read_reg2[2] => Mux55.IN3
read_reg2[2] => Mux56.IN3
read_reg2[2] => Mux57.IN3
read_reg2[2] => Mux58.IN3
read_reg2[2] => Mux59.IN3
read_reg2[2] => Mux60.IN3
read_reg2[2] => Mux61.IN3
read_reg2[2] => Mux62.IN3
read_reg2[2] => Mux63.IN3
read_reg2[2] => Equal1.IN29
read_reg2[3] => Mux32.IN2
read_reg2[3] => Mux33.IN2
read_reg2[3] => Mux34.IN2
read_reg2[3] => Mux35.IN2
read_reg2[3] => Mux36.IN2
read_reg2[3] => Mux37.IN2
read_reg2[3] => Mux38.IN2
read_reg2[3] => Mux39.IN2
read_reg2[3] => Mux40.IN2
read_reg2[3] => Mux41.IN2
read_reg2[3] => Mux42.IN2
read_reg2[3] => Mux43.IN2
read_reg2[3] => Mux44.IN2
read_reg2[3] => Mux45.IN2
read_reg2[3] => Mux46.IN2
read_reg2[3] => Mux47.IN2
read_reg2[3] => Mux48.IN2
read_reg2[3] => Mux49.IN2
read_reg2[3] => Mux50.IN2
read_reg2[3] => Mux51.IN2
read_reg2[3] => Mux52.IN2
read_reg2[3] => Mux53.IN2
read_reg2[3] => Mux54.IN2
read_reg2[3] => Mux55.IN2
read_reg2[3] => Mux56.IN2
read_reg2[3] => Mux57.IN2
read_reg2[3] => Mux58.IN2
read_reg2[3] => Mux59.IN2
read_reg2[3] => Mux60.IN2
read_reg2[3] => Mux61.IN2
read_reg2[3] => Mux62.IN2
read_reg2[3] => Mux63.IN2
read_reg2[3] => Equal1.IN28
read_reg2[4] => Mux32.IN1
read_reg2[4] => Mux33.IN1
read_reg2[4] => Mux34.IN1
read_reg2[4] => Mux35.IN1
read_reg2[4] => Mux36.IN1
read_reg2[4] => Mux37.IN1
read_reg2[4] => Mux38.IN1
read_reg2[4] => Mux39.IN1
read_reg2[4] => Mux40.IN1
read_reg2[4] => Mux41.IN1
read_reg2[4] => Mux42.IN1
read_reg2[4] => Mux43.IN1
read_reg2[4] => Mux44.IN1
read_reg2[4] => Mux45.IN1
read_reg2[4] => Mux46.IN1
read_reg2[4] => Mux47.IN1
read_reg2[4] => Mux48.IN1
read_reg2[4] => Mux49.IN1
read_reg2[4] => Mux50.IN1
read_reg2[4] => Mux51.IN1
read_reg2[4] => Mux52.IN1
read_reg2[4] => Mux53.IN1
read_reg2[4] => Mux54.IN1
read_reg2[4] => Mux55.IN1
read_reg2[4] => Mux56.IN1
read_reg2[4] => Mux57.IN1
read_reg2[4] => Mux58.IN1
read_reg2[4] => Mux59.IN1
read_reg2[4] => Mux60.IN1
read_reg2[4] => Mux61.IN1
read_reg2[4] => Mux62.IN1
read_reg2[4] => Mux63.IN1
read_reg2[4] => Equal1.IN27
write_reg[0] => Decoder0.IN4
write_reg[1] => Decoder0.IN3
write_reg[2] => Decoder0.IN2
write_reg[3] => Decoder0.IN1
write_reg[4] => Decoder0.IN0
regWrite => registers[1][31].IN1
regWrite => registers[2][4].IN1
regWrite => registers[3][0].IN1
regWrite => registers[4][0].IN1
regWrite => registers[5][0].IN1
regWrite => registers[6][0].IN1
regWrite => registers[7][0].IN1
regWrite => registers[8][0].IN1
regWrite => registers[9][0].IN1
regWrite => registers[10][0].IN1
regWrite => registers[11][0].IN1
regWrite => registers[12][0].IN1
regWrite => registers[13][0].IN1
regWrite => registers[14][0].IN1
regWrite => registers[15][0].IN1
regWrite => registers[16][0].IN1
regWrite => registers[17][0].IN1
regWrite => registers[18][0].IN1
regWrite => registers[19][0].IN1
regWrite => registers[20][0].IN1
regWrite => registers[21][0].IN1
regWrite => registers[22][0].IN1
regWrite => registers[23][0].IN1
regWrite => registers[24][0].IN1
regWrite => registers[25][0].IN1
regWrite => registers[26][0].IN1
regWrite => registers[27][0].IN1
regWrite => registers[28][0].IN1
regWrite => registers[29][0].IN1
regWrite => registers[30][0].IN1
regWrite => registers[31][0].IN1


|mips|memory_block:memory_block1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
address[0] => Add0.IN36
address[0] => Decoder1.IN6
address[0] => Add2.IN36
address[0] => Decoder3.IN6
address[1] => Add0.IN35
address[1] => Add1.IN34
address[1] => Add2.IN35
address[1] => Decoder3.IN5
address[2] => Add0.IN34
address[2] => Add1.IN33
address[2] => Add2.IN34
address[2] => Decoder3.IN4
address[3] => Add0.IN33
address[3] => Add1.IN32
address[3] => Add2.IN33
address[3] => Decoder3.IN3
address[4] => Add0.IN32
address[4] => Add1.IN31
address[4] => Add2.IN32
address[4] => Decoder3.IN2
address[5] => Add0.IN31
address[5] => Add1.IN30
address[5] => Add2.IN31
address[5] => Decoder3.IN1
address[6] => Add0.IN30
address[6] => Add1.IN29
address[6] => Add2.IN30
address[6] => Decoder3.IN0
address[7] => Add0.IN29
address[7] => Add1.IN28
address[7] => Add2.IN29
address[8] => Add0.IN28
address[8] => Add1.IN27
address[8] => Add2.IN28
address[9] => Add0.IN27
address[9] => Add1.IN26
address[9] => Add2.IN27
address[10] => Add0.IN26
address[10] => Add1.IN25
address[10] => Add2.IN26
address[11] => Add0.IN25
address[11] => Add1.IN24
address[11] => Add2.IN25
address[12] => Add0.IN24
address[12] => Add1.IN23
address[12] => Add2.IN24
address[13] => Add0.IN23
address[13] => Add1.IN22
address[13] => Add2.IN23
address[14] => Add0.IN22
address[14] => Add1.IN21
address[14] => Add2.IN22
address[15] => Add0.IN21
address[15] => Add1.IN20
address[15] => Add2.IN21
address[16] => Add0.IN20
address[16] => Add1.IN19
address[16] => Add2.IN20
address[17] => Add0.IN19
address[17] => Add1.IN18
address[17] => Add2.IN19
write_data[0] => ~NO_FANOUT~
write_data[1] => ~NO_FANOUT~
write_data[2] => ~NO_FANOUT~
write_data[3] => ~NO_FANOUT~
write_data[4] => ~NO_FANOUT~
write_data[5] => ~NO_FANOUT~
write_data[6] => ~NO_FANOUT~
write_data[7] => ~NO_FANOUT~
write_data[8] => ~NO_FANOUT~
write_data[9] => ~NO_FANOUT~
write_data[10] => ~NO_FANOUT~
write_data[11] => ~NO_FANOUT~
write_data[12] => ~NO_FANOUT~
write_data[13] => ~NO_FANOUT~
write_data[14] => ~NO_FANOUT~
write_data[15] => ~NO_FANOUT~
write_data[16] => ~NO_FANOUT~
write_data[17] => ~NO_FANOUT~
write_data[18] => ~NO_FANOUT~
write_data[19] => ~NO_FANOUT~
write_data[20] => ~NO_FANOUT~
write_data[21] => ~NO_FANOUT~
write_data[22] => ~NO_FANOUT~
write_data[23] => ~NO_FANOUT~
write_data[24] => ~NO_FANOUT~
write_data[25] => ~NO_FANOUT~
write_data[26] => ~NO_FANOUT~
write_data[27] => ~NO_FANOUT~
write_data[28] => ~NO_FANOUT~
write_data[29] => ~NO_FANOUT~
write_data[30] => ~NO_FANOUT~
write_data[31] => ~NO_FANOUT~
memRead => read_data[31]$latch.LATCH_ENABLE
memRead => read_data[30]$latch.LATCH_ENABLE
memRead => read_data[29]$latch.LATCH_ENABLE
memRead => read_data[28]$latch.LATCH_ENABLE
memRead => read_data[27]$latch.LATCH_ENABLE
memRead => read_data[26]$latch.LATCH_ENABLE
memRead => read_data[25]$latch.LATCH_ENABLE
memRead => read_data[24]$latch.LATCH_ENABLE
memRead => read_data[23]$latch.LATCH_ENABLE
memRead => read_data[22]$latch.LATCH_ENABLE
memRead => read_data[21]$latch.LATCH_ENABLE
memRead => read_data[20]$latch.LATCH_ENABLE
memRead => read_data[19]$latch.LATCH_ENABLE
memRead => read_data[18]$latch.LATCH_ENABLE
memRead => read_data[17]$latch.LATCH_ENABLE
memRead => read_data[16]$latch.LATCH_ENABLE
memRead => read_data[15]$latch.LATCH_ENABLE
memRead => read_data[14]$latch.LATCH_ENABLE
memRead => read_data[13]$latch.LATCH_ENABLE
memRead => read_data[12]$latch.LATCH_ENABLE
memRead => read_data[11]$latch.LATCH_ENABLE
memRead => read_data[10]$latch.LATCH_ENABLE
memRead => read_data[9]$latch.LATCH_ENABLE
memRead => read_data[8]$latch.LATCH_ENABLE
memRead => read_data[7]$latch.LATCH_ENABLE
memRead => read_data[6]$latch.LATCH_ENABLE
memRead => read_data[5]$latch.LATCH_ENABLE
memRead => read_data[4]$latch.LATCH_ENABLE
memRead => read_data[3]$latch.LATCH_ENABLE
memRead => read_data[2]$latch.LATCH_ENABLE
memRead => read_data[1]$latch.LATCH_ENABLE
memRead => read_data[0]$latch.LATCH_ENABLE
memWrite => ~NO_FANOUT~


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_alu_src2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1
alu_result[0] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[1] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[2] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[3] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[4] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[5] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[6] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[7] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[8] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[9] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[10] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[11] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[12] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[13] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[14] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[15] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[16] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[17] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[18] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[19] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[20] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[21] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[22] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[23] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[24] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[25] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[26] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[27] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[28] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[29] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[30] <= thirtytwobit_mux_two_one:mux_two_one8.out
alu_result[31] <= thirtytwobit_mux_two_one:mux_two_one8.out
zero_bit <= orForAll.DB_MAX_OUTPUT_PORT_TYPE
alu_src1[0] => alu_src1[0].IN6
alu_src1[1] => alu_src1[1].IN6
alu_src1[2] => alu_src1[2].IN6
alu_src1[3] => alu_src1[3].IN6
alu_src1[4] => alu_src1[4].IN6
alu_src1[5] => alu_src1[5].IN6
alu_src1[6] => alu_src1[6].IN6
alu_src1[7] => alu_src1[7].IN6
alu_src1[8] => alu_src1[8].IN6
alu_src1[9] => alu_src1[9].IN6
alu_src1[10] => alu_src1[10].IN6
alu_src1[11] => alu_src1[11].IN6
alu_src1[12] => alu_src1[12].IN6
alu_src1[13] => alu_src1[13].IN6
alu_src1[14] => alu_src1[14].IN6
alu_src1[15] => alu_src1[15].IN6
alu_src1[16] => alu_src1[16].IN6
alu_src1[17] => alu_src1[17].IN6
alu_src1[18] => alu_src1[18].IN6
alu_src1[19] => alu_src1[19].IN6
alu_src1[20] => alu_src1[20].IN6
alu_src1[21] => alu_src1[21].IN6
alu_src1[22] => alu_src1[22].IN6
alu_src1[23] => alu_src1[23].IN6
alu_src1[24] => alu_src1[24].IN6
alu_src1[25] => alu_src1[25].IN6
alu_src1[26] => alu_src1[26].IN6
alu_src1[27] => alu_src1[27].IN6
alu_src1[28] => alu_src1[28].IN6
alu_src1[29] => alu_src1[29].IN6
alu_src1[30] => alu_src1[30].IN6
alu_src1[31] => alu_src1[31].IN7
alu_src2[0] => alu_src2[0].IN6
alu_src2[1] => alu_src2[1].IN6
alu_src2[2] => alu_src2[2].IN6
alu_src2[3] => alu_src2[3].IN6
alu_src2[4] => alu_src2[4].IN6
alu_src2[5] => alu_src2[5].IN6
alu_src2[6] => alu_src2[6].IN6
alu_src2[7] => alu_src2[7].IN6
alu_src2[8] => alu_src2[8].IN6
alu_src2[9] => alu_src2[9].IN6
alu_src2[10] => alu_src2[10].IN6
alu_src2[11] => alu_src2[11].IN6
alu_src2[12] => alu_src2[12].IN6
alu_src2[13] => alu_src2[13].IN6
alu_src2[14] => alu_src2[14].IN6
alu_src2[15] => alu_src2[15].IN6
alu_src2[16] => alu_src2[16].IN6
alu_src2[17] => alu_src2[17].IN6
alu_src2[18] => alu_src2[18].IN6
alu_src2[19] => alu_src2[19].IN6
alu_src2[20] => alu_src2[20].IN6
alu_src2[21] => alu_src2[21].IN6
alu_src2[22] => alu_src2[22].IN6
alu_src2[23] => alu_src2[23].IN6
alu_src2[24] => alu_src2[24].IN6
alu_src2[25] => alu_src2[25].IN6
alu_src2[26] => alu_src2[26].IN6
alu_src2[27] => alu_src2[27].IN6
alu_src2[28] => alu_src2[28].IN6
alu_src2[29] => alu_src2[29].IN6
alu_src2[30] => alu_src2[30].IN6
alu_src2[31] => alu_src2[31].IN6
alu_ctr[0] => alu_ctr[0].IN3
alu_ctr[1] => alu_ctr[1].IN1
alu_ctr[2] => alu_ctr[2].IN1


|mips|alu:alu1|and32bit:and32bit1
result[0] <= and4bit:and4bit1.port0
result[1] <= and4bit:and4bit1.port0
result[2] <= and4bit:and4bit1.port0
result[3] <= and4bit:and4bit1.port0
result[4] <= and4bit:and4bit2.port0
result[5] <= and4bit:and4bit2.port0
result[6] <= and4bit:and4bit2.port0
result[7] <= and4bit:and4bit2.port0
result[8] <= and4bit:and4bit3.port0
result[9] <= and4bit:and4bit3.port0
result[10] <= and4bit:and4bit3.port0
result[11] <= and4bit:and4bit3.port0
result[12] <= and4bit:and4bit4.port0
result[13] <= and4bit:and4bit4.port0
result[14] <= and4bit:and4bit4.port0
result[15] <= and4bit:and4bit4.port0
result[16] <= and4bit:and4bit5.port0
result[17] <= and4bit:and4bit5.port0
result[18] <= and4bit:and4bit5.port0
result[19] <= and4bit:and4bit5.port0
result[20] <= and4bit:and4bit6.port0
result[21] <= and4bit:and4bit6.port0
result[22] <= and4bit:and4bit6.port0
result[23] <= and4bit:and4bit6.port0
result[24] <= and4bit:and4bit7.port0
result[25] <= and4bit:and4bit7.port0
result[26] <= and4bit:and4bit7.port0
result[27] <= and4bit:and4bit7.port0
result[28] <= and4bit:and4bit8.port0
result[29] <= and4bit:and4bit8.port0
result[30] <= and4bit:and4bit8.port0
result[31] <= and4bit:and4bit8.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit1
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit2
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit3
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit4
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit5
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit6
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit7
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|and32bit:and32bit1|and4bit:and4bit8
result[0] <= and1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and1.IN0
a[1] => and2.IN0
a[2] => and3.IN0
a[3] => and4.IN0
b[0] => and1.IN1
b[1] => and2.IN1
b[2] => and3.IN1
b[3] => and4.IN1


|mips|alu:alu1|or32bit:or32bit1
result[0] <= or4bit:or4bit1.port0
result[1] <= or4bit:or4bit1.port0
result[2] <= or4bit:or4bit1.port0
result[3] <= or4bit:or4bit1.port0
result[4] <= or4bit:or4bit2.port0
result[5] <= or4bit:or4bit2.port0
result[6] <= or4bit:or4bit2.port0
result[7] <= or4bit:or4bit2.port0
result[8] <= or4bit:or4bit3.port0
result[9] <= or4bit:or4bit3.port0
result[10] <= or4bit:or4bit3.port0
result[11] <= or4bit:or4bit3.port0
result[12] <= or4bit:or4bit4.port0
result[13] <= or4bit:or4bit4.port0
result[14] <= or4bit:or4bit4.port0
result[15] <= or4bit:or4bit4.port0
result[16] <= or4bit:or4bit5.port0
result[17] <= or4bit:or4bit5.port0
result[18] <= or4bit:or4bit5.port0
result[19] <= or4bit:or4bit5.port0
result[20] <= or4bit:or4bit6.port0
result[21] <= or4bit:or4bit6.port0
result[22] <= or4bit:or4bit6.port0
result[23] <= or4bit:or4bit6.port0
result[24] <= or4bit:or4bit7.port0
result[25] <= or4bit:or4bit7.port0
result[26] <= or4bit:or4bit7.port0
result[27] <= or4bit:or4bit7.port0
result[28] <= or4bit:or4bit8.port0
result[29] <= or4bit:or4bit8.port0
result[30] <= or4bit:or4bit8.port0
result[31] <= or4bit:or4bit8.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit1
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit2
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit3
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit4
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit5
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit6
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit7
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|or32bit:or32bit1|or4bit:or4bit8
result[0] <= or1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => or1.IN0
a[1] => or2.IN0
a[2] => or3.IN0
a[3] => or4.IN0
b[0] => or1.IN1
b[1] => or2.IN1
b[2] => or3.IN1
b[3] => or4.IN1


|mips|alu:alu1|xor32bit:xor32bit1
result[0] <= xor4bit:xor4bit1.port0
result[1] <= xor4bit:xor4bit1.port0
result[2] <= xor4bit:xor4bit1.port0
result[3] <= xor4bit:xor4bit1.port0
result[4] <= xor4bit:xor4bit2.port0
result[5] <= xor4bit:xor4bit2.port0
result[6] <= xor4bit:xor4bit2.port0
result[7] <= xor4bit:xor4bit2.port0
result[8] <= xor4bit:xor4bit3.port0
result[9] <= xor4bit:xor4bit3.port0
result[10] <= xor4bit:xor4bit3.port0
result[11] <= xor4bit:xor4bit3.port0
result[12] <= xor4bit:xor4bit4.port0
result[13] <= xor4bit:xor4bit4.port0
result[14] <= xor4bit:xor4bit4.port0
result[15] <= xor4bit:xor4bit4.port0
result[16] <= xor4bit:xor4bit5.port0
result[17] <= xor4bit:xor4bit5.port0
result[18] <= xor4bit:xor4bit5.port0
result[19] <= xor4bit:xor4bit5.port0
result[20] <= xor4bit:xor4bit6.port0
result[21] <= xor4bit:xor4bit6.port0
result[22] <= xor4bit:xor4bit6.port0
result[23] <= xor4bit:xor4bit6.port0
result[24] <= xor4bit:xor4bit7.port0
result[25] <= xor4bit:xor4bit7.port0
result[26] <= xor4bit:xor4bit7.port0
result[27] <= xor4bit:xor4bit7.port0
result[28] <= xor4bit:xor4bit8.port0
result[29] <= xor4bit:xor4bit8.port0
result[30] <= xor4bit:xor4bit8.port0
result[31] <= xor4bit:xor4bit8.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit2
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit3
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit4
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit5
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit6
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit7
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|xor32bit:xor32bit1|xor4bit:xor4bit8
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => xor1.IN0
a[1] => xor2.IN0
a[2] => xor3.IN0
a[3] => xor4.IN0
b[0] => xor1.IN1
b[1] => xor2.IN1
b[2] => xor3.IN1
b[3] => xor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1
result[0] <= nor4bit:nor4bit1.port0
result[1] <= nor4bit:nor4bit1.port0
result[2] <= nor4bit:nor4bit1.port0
result[3] <= nor4bit:nor4bit1.port0
result[4] <= nor4bit:nor4bit2.port0
result[5] <= nor4bit:nor4bit2.port0
result[6] <= nor4bit:nor4bit2.port0
result[7] <= nor4bit:nor4bit2.port0
result[8] <= nor4bit:nor4bit3.port0
result[9] <= nor4bit:nor4bit3.port0
result[10] <= nor4bit:nor4bit3.port0
result[11] <= nor4bit:nor4bit3.port0
result[12] <= nor4bit:nor4bit4.port0
result[13] <= nor4bit:nor4bit4.port0
result[14] <= nor4bit:nor4bit4.port0
result[15] <= nor4bit:nor4bit4.port0
result[16] <= nor4bit:nor4bit5.port0
result[17] <= nor4bit:nor4bit5.port0
result[18] <= nor4bit:nor4bit5.port0
result[19] <= nor4bit:nor4bit5.port0
result[20] <= nor4bit:nor4bit6.port0
result[21] <= nor4bit:nor4bit6.port0
result[22] <= nor4bit:nor4bit6.port0
result[23] <= nor4bit:nor4bit6.port0
result[24] <= nor4bit:nor4bit7.port0
result[25] <= nor4bit:nor4bit7.port0
result[26] <= nor4bit:nor4bit7.port0
result[27] <= nor4bit:nor4bit7.port0
result[28] <= nor4bit:nor4bit8.port0
result[29] <= nor4bit:nor4bit8.port0
result[30] <= nor4bit:nor4bit8.port0
result[31] <= nor4bit:nor4bit8.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit1
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit2
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit3
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit4
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit5
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit6
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit7
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|nor32bit:nor32bit1|nor4bit:nor4bit8
result[0] <= nor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= nor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= nor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= nor4.DB_MAX_OUTPUT_PORT_TYPE
a[0] => nor1.IN0
a[1] => nor2.IN0
a[2] => nor3.IN0
a[3] => nor4.IN0
b[0] => nor1.IN1
b[1] => nor2.IN1
b[2] => nor3.IN1
b[3] => nor4.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one9|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1
result[0] <= adder:adder1.s
result[1] <= adder:adder1.s
result[2] <= adder:adder1.s
result[3] <= adder:adder1.s
result[4] <= adder:adder1.s
result[5] <= adder:adder1.s
result[6] <= adder:adder1.s
result[7] <= adder:adder1.s
result[8] <= adder:adder1.s
result[9] <= adder:adder1.s
result[10] <= adder:adder1.s
result[11] <= adder:adder1.s
result[12] <= adder:adder1.s
result[13] <= adder:adder1.s
result[14] <= adder:adder1.s
result[15] <= adder:adder1.s
result[16] <= adder:adder1.s
result[17] <= adder:adder1.s
result[18] <= adder:adder1.s
result[19] <= adder:adder1.s
result[20] <= adder:adder1.s
result[21] <= adder:adder1.s
result[22] <= adder:adder1.s
result[23] <= adder:adder1.s
result[24] <= adder:adder1.s
result[25] <= adder:adder1.s
result[26] <= adder:adder1.s
result[27] <= adder:adder1.s
result[28] <= adder:adder1.s
result[29] <= adder:adder1.s
result[30] <= adder:adder1.s
result[31] <= adder:adder1.s
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sub => sub.IN2


|mips|alu:alu1|addSubBlock:addSubBlock1|inverter32:inverter1
result[0] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= xor15.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= xor16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= xor17.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= xor18.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= xor19.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= xor20.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= xor21.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= xor22.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= xor23.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= xor24.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= xor25.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= xor26.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= xor27.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= xor28.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= xor29.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= xor30.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= xor31.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= xor32.DB_MAX_OUTPUT_PORT_TYPE
in[0] => xor1.IN0
in[1] => xor2.IN0
in[2] => xor3.IN0
in[3] => xor4.IN0
in[4] => xor5.IN0
in[5] => xor6.IN0
in[6] => xor7.IN0
in[7] => xor8.IN0
in[8] => xor9.IN0
in[9] => xor10.IN0
in[10] => xor11.IN0
in[11] => xor12.IN0
in[12] => xor13.IN0
in[13] => xor14.IN0
in[14] => xor15.IN0
in[15] => xor16.IN0
in[16] => xor17.IN0
in[17] => xor18.IN0
in[18] => xor19.IN0
in[19] => xor20.IN0
in[20] => xor21.IN0
in[21] => xor22.IN0
in[22] => xor23.IN0
in[23] => xor24.IN0
in[24] => xor25.IN0
in[25] => xor26.IN0
in[26] => xor27.IN0
in[27] => xor28.IN0
in[28] => xor29.IN0
in[29] => xor30.IN0
in[30] => xor31.IN0
in[31] => xor32.IN0
invert => xor1.IN1
invert => xor2.IN1
invert => xor3.IN1
invert => xor4.IN1
invert => xor5.IN1
invert => xor6.IN1
invert => xor7.IN1
invert => xor8.IN1
invert => xor9.IN1
invert => xor10.IN1
invert => xor11.IN1
invert => xor12.IN1
invert => xor13.IN1
invert => xor14.IN1
invert => xor15.IN1
invert => xor16.IN1
invert => xor17.IN1
invert => xor18.IN1
invert => xor19.IN1
invert => xor20.IN1
invert => xor21.IN1
invert => xor22.IN1
invert => xor23.IN1
invert => xor24.IN1
invert => xor25.IN1
invert => xor26.IN1
invert => xor27.IN1
invert => xor28.IN1
invert => xor29.IN1
invert => xor30.IN1
invert => xor31.IN1
invert => xor32.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1
s[0] <= adder4_cla:adder3_0.s
s[1] <= adder4_cla:adder3_0.s
s[2] <= adder4_cla:adder3_0.s
s[3] <= adder4_cla:adder3_0.s
s[4] <= adder4_cla:adder7_4.s
s[5] <= adder4_cla:adder7_4.s
s[6] <= adder4_cla:adder7_4.s
s[7] <= adder4_cla:adder7_4.s
s[8] <= adder4_cla:adder11_8.s
s[9] <= adder4_cla:adder11_8.s
s[10] <= adder4_cla:adder11_8.s
s[11] <= adder4_cla:adder11_8.s
s[12] <= adder4_cla:adder15_12.s
s[13] <= adder4_cla:adder15_12.s
s[14] <= adder4_cla:adder15_12.s
s[15] <= adder4_cla:adder15_12.s
s[16] <= adder4_cla:adder19_16.s
s[17] <= adder4_cla:adder19_16.s
s[18] <= adder4_cla:adder19_16.s
s[19] <= adder4_cla:adder19_16.s
s[20] <= adder4_cla:adder23_20.s
s[21] <= adder4_cla:adder23_20.s
s[22] <= adder4_cla:adder23_20.s
s[23] <= adder4_cla:adder23_20.s
s[24] <= adder4_cla:adder27_24.s
s[25] <= adder4_cla:adder27_24.s
s[26] <= adder4_cla:adder27_24.s
s[27] <= adder4_cla:adder27_24.s
s[28] <= adder4_cla:adder31_28.s
s[29] <= adder4_cla:adder31_28.s
s[30] <= adder4_cla:adder31_28.s
s[31] <= adder4_cla:adder31_28.s
a[0] => a[0].IN2
a[1] => a[1].IN2
a[2] => a[2].IN2
a[3] => a[3].IN2
a[4] => a[4].IN2
a[5] => a[5].IN2
a[6] => a[6].IN2
a[7] => a[7].IN2
a[8] => a[8].IN2
a[9] => a[9].IN2
a[10] => a[10].IN2
a[11] => a[11].IN2
a[12] => a[12].IN2
a[13] => a[13].IN2
a[14] => a[14].IN2
a[15] => a[15].IN2
a[16] => a[16].IN2
a[17] => a[17].IN2
a[18] => a[18].IN2
a[19] => a[19].IN2
a[20] => a[20].IN2
a[21] => a[21].IN2
a[22] => a[22].IN2
a[23] => a[23].IN2
a[24] => a[24].IN2
a[25] => a[25].IN2
a[26] => a[26].IN2
a[27] => a[27].IN2
a[28] => a[28].IN2
a[29] => a[29].IN2
a[30] => a[30].IN2
a[31] => a[31].IN2
b[0] => b[0].IN2
b[1] => b[1].IN2
b[2] => b[2].IN2
b[3] => b[3].IN2
b[4] => b[4].IN2
b[5] => b[5].IN2
b[6] => b[6].IN2
b[7] => b[7].IN2
b[8] => b[8].IN2
b[9] => b[9].IN2
b[10] => b[10].IN2
b[11] => b[11].IN2
b[12] => b[12].IN2
b[13] => b[13].IN2
b[14] => b[14].IN2
b[15] => b[15].IN2
b[16] => b[16].IN2
b[17] => b[17].IN2
b[18] => b[18].IN2
b[19] => b[19].IN2
b[20] => b[20].IN2
b[21] => b[21].IN2
b[22] => b[22].IN2
b[23] => b[23].IN2
b[24] => b[24].IN2
b[25] => b[25].IN2
b[26] => b[26].IN2
b[27] => b[27].IN2
b[28] => b[28].IN2
b[29] => b[29].IN2
b[30] => b[30].IN2
b[31] => b[31].IN2
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSignal3_0
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSignal7_4
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSignal11_8
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSignal15_12
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSignal9_16
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSignal23_20
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSigna27_24
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_g_p_G_P_signals:claSigna31_28
g[0] <= and0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= and1.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= and2.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= and3.DB_MAX_OUTPUT_PORT_TYPE
p[0] <= or0.DB_MAX_OUTPUT_PORT_TYPE
p[1] <= or1.DB_MAX_OUTPUT_PORT_TYPE
p[2] <= or2.DB_MAX_OUTPUT_PORT_TYPE
p[3] <= or3.DB_MAX_OUTPUT_PORT_TYPE
G <= or_G.DB_MAX_OUTPUT_PORT_TYPE
P <= and_P.DB_MAX_OUTPUT_PORT_TYPE
a[0] => and0.IN0
a[0] => or0.IN0
a[1] => and1.IN0
a[1] => or1.IN0
a[2] => and2.IN0
a[2] => or2.IN0
a[3] => and3.IN0
a[3] => or3.IN0
b[0] => and0.IN1
b[0] => or0.IN1
b[1] => and1.IN1
b[1] => or1.IN1
b[2] => and2.IN1
b[2] => or2.IN1
b[3] => and3.IN1
b[3] => or3.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder3_0
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder3_0|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder3_0|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder3_0|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder3_0|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder7_4
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder7_4|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder7_4|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder7_4|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder7_4|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder11_8
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder11_8|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder11_8|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder11_8|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder11_8|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder15_12
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder15_12|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder15_12|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder15_12|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder15_12|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder19_16
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder19_16|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder19_16|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder19_16|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder19_16|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder23_20
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder23_20|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder23_20|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder23_20|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder23_20|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder27_24
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder27_24|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder27_24|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder27_24|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder27_24|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder31_28
s[0] <= adder1:adder1_0.s
s[1] <= adder1:adder1_1.s
s[2] <= adder1:adder1_2.s
s[3] <= adder1:adder1_3.s
g[0] => or4.IN1
g[0] => and5.IN0
g[1] => or5.IN2
g[1] => and7.IN0
g[2] => or6.IN3
g[3] => ~NO_FANOUT~
p[0] => and4.IN0
p[1] => and5.IN1
p[1] => and6.IN1
p[2] => and7.IN1
p[2] => and8.IN1
p[2] => and9.IN1
p[3] => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
cin => cin.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder31_28|adder1:adder1_0
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder31_28|adder1:adder1_1
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder31_28|adder1:adder1_2
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|addSubBlock:addSubBlock1|adder:adder1|adder4_cla:adder31_28|adder1:adder1_3
s <= xor2.DB_MAX_OUTPUT_PORT_TYPE
a => xor1.IN0
b => xor1.IN1
cin => xor2.IN1


|mips|alu:alu1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1
result[0] <= mod_dp:mod_datapath.result
result[1] <= mod_dp:mod_datapath.result
result[2] <= mod_dp:mod_datapath.result
result[3] <= mod_dp:mod_datapath.result
result[4] <= mod_dp:mod_datapath.result
result[5] <= mod_dp:mod_datapath.result
result[6] <= mod_dp:mod_datapath.result
result[7] <= mod_dp:mod_datapath.result
result[8] <= mod_dp:mod_datapath.result
result[9] <= mod_dp:mod_datapath.result
result[10] <= mod_dp:mod_datapath.result
result[11] <= mod_dp:mod_datapath.result
result[12] <= mod_dp:mod_datapath.result
result[13] <= mod_dp:mod_datapath.result
result[14] <= mod_dp:mod_datapath.result
result[15] <= mod_dp:mod_datapath.result
result[16] <= mod_dp:mod_datapath.result
result[17] <= mod_dp:mod_datapath.result
result[18] <= mod_dp:mod_datapath.result
result[19] <= mod_dp:mod_datapath.result
result[20] <= mod_dp:mod_datapath.result
result[21] <= mod_dp:mod_datapath.result
result[22] <= mod_dp:mod_datapath.result
result[23] <= mod_dp:mod_datapath.result
result[24] <= mod_dp:mod_datapath.result
result[25] <= mod_dp:mod_datapath.result
result[26] <= mod_dp:mod_datapath.result
result[27] <= mod_dp:mod_datapath.result
result[28] <= mod_dp:mod_datapath.result
result[29] <= mod_dp:mod_datapath.result
result[30] <= mod_dp:mod_datapath.result
result[31] <= mod_dp:mod_datapath.result
temp[0] <= mod_dp:mod_datapath.temp
temp[1] <= mod_dp:mod_datapath.temp
temp[2] <= mod_dp:mod_datapath.temp
temp[3] <= mod_dp:mod_datapath.temp
temp[4] <= mod_dp:mod_datapath.temp
temp[5] <= mod_dp:mod_datapath.temp
temp[6] <= mod_dp:mod_datapath.temp
temp[7] <= mod_dp:mod_datapath.temp
temp[8] <= mod_dp:mod_datapath.temp
temp[9] <= mod_dp:mod_datapath.temp
temp[10] <= mod_dp:mod_datapath.temp
temp[11] <= mod_dp:mod_datapath.temp
temp[12] <= mod_dp:mod_datapath.temp
temp[13] <= mod_dp:mod_datapath.temp
temp[14] <= mod_dp:mod_datapath.temp
temp[15] <= mod_dp:mod_datapath.temp
temp[16] <= mod_dp:mod_datapath.temp
temp[17] <= mod_dp:mod_datapath.temp
temp[18] <= mod_dp:mod_datapath.temp
temp[19] <= mod_dp:mod_datapath.temp
temp[20] <= mod_dp:mod_datapath.temp
temp[21] <= mod_dp:mod_datapath.temp
temp[22] <= mod_dp:mod_datapath.temp
temp[23] <= mod_dp:mod_datapath.temp
temp[24] <= mod_dp:mod_datapath.temp
temp[25] <= mod_dp:mod_datapath.temp
temp[26] <= mod_dp:mod_datapath.temp
temp[27] <= mod_dp:mod_datapath.temp
temp[28] <= mod_dp:mod_datapath.temp
temp[29] <= mod_dp:mod_datapath.temp
temp[30] <= mod_dp:mod_datapath.temp
temp[31] <= mod_dp:mod_datapath.temp
CLK => CLK.IN2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
sub[0] => sub[0].IN1
sub[1] => sub[1].IN1
sub[2] => sub[2].IN1
sub[3] => sub[3].IN1
sub[4] => sub[4].IN1
sub[5] => sub[5].IN1
sub[6] => sub[6].IN1
sub[7] => sub[7].IN1
sub[8] => sub[8].IN1
sub[9] => sub[9].IN1
sub[10] => sub[10].IN1
sub[11] => sub[11].IN1
sub[12] => sub[12].IN1
sub[13] => sub[13].IN1
sub[14] => sub[14].IN1
sub[15] => sub[15].IN1
sub[16] => sub[16].IN1
sub[17] => sub[17].IN1
sub[18] => sub[18].IN1
sub[19] => sub[19].IN1
sub[20] => sub[20].IN1
sub[21] => sub[21].IN1
sub[22] => sub[22].IN1
sub[23] => sub[23].IN1
sub[24] => sub[24].IN1
sub[25] => sub[25].IN1
sub[26] => sub[26].IN1
sub[27] => sub[27].IN1
sub[28] => sub[28].IN1
sub[29] => sub[29].IN1
sub[30] => sub[30].IN1
sub[31] => sub[31].IN1
reset => reset.IN1


|mips|alu:alu1|mod:mod1|mod_cu:mod_control
we <= we.DB_MAX_OUTPUT_PORT_TYPE
selA <= selA.DB_MAX_OUTPUT_PORT_TYPE
saveResult <= saveResult.DB_MAX_OUTPUT_PORT_TYPE
saveSub <= saveSub.DB_MAX_OUTPUT_PORT_TYPE
CLK => curr_state~1.DATAIN
ltb => next_state.END.DATAB
ltb => Selector0.IN2
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[0] <= temp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[1] <= temp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[2] <= temp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[3] <= temp[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[4] <= temp[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[5] <= temp[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[6] <= temp[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[7] <= temp[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[8] <= temp[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[9] <= temp[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[10] <= temp[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[11] <= temp[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[12] <= temp[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[13] <= temp[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[14] <= temp[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[15] <= temp[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[16] <= temp[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[17] <= temp[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[18] <= temp[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[19] <= temp[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[20] <= temp[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[21] <= temp[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[22] <= temp[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[23] <= temp[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[24] <= temp[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[25] <= temp[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[26] <= temp[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[27] <= temp[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[28] <= temp[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[29] <= temp[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[30] <= temp[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[31] <= temp[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
ltb <= sub[31].DB_MAX_OUTPUT_PORT_TYPE
CLK => ~NO_FANOUT~
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => ~NO_FANOUT~
b[1] => ~NO_FANOUT~
b[2] => ~NO_FANOUT~
b[3] => ~NO_FANOUT~
b[4] => ~NO_FANOUT~
b[5] => ~NO_FANOUT~
b[6] => ~NO_FANOUT~
b[7] => ~NO_FANOUT~
b[8] => ~NO_FANOUT~
b[9] => ~NO_FANOUT~
b[10] => ~NO_FANOUT~
b[11] => ~NO_FANOUT~
b[12] => ~NO_FANOUT~
b[13] => ~NO_FANOUT~
b[14] => ~NO_FANOUT~
b[15] => ~NO_FANOUT~
b[16] => ~NO_FANOUT~
b[17] => ~NO_FANOUT~
b[18] => ~NO_FANOUT~
b[19] => ~NO_FANOUT~
b[20] => ~NO_FANOUT~
b[21] => ~NO_FANOUT~
b[22] => ~NO_FANOUT~
b[23] => ~NO_FANOUT~
b[24] => ~NO_FANOUT~
b[25] => ~NO_FANOUT~
b[26] => ~NO_FANOUT~
b[27] => ~NO_FANOUT~
b[28] => ~NO_FANOUT~
b[29] => ~NO_FANOUT~
b[30] => ~NO_FANOUT~
b[31] => ~NO_FANOUT~
we => temp[0]$latch.LATCH_ENABLE
we => temp[1]$latch.LATCH_ENABLE
we => temp[2]$latch.LATCH_ENABLE
we => temp[3]$latch.LATCH_ENABLE
we => temp[4]$latch.LATCH_ENABLE
we => temp[5]$latch.LATCH_ENABLE
we => temp[6]$latch.LATCH_ENABLE
we => temp[7]$latch.LATCH_ENABLE
we => temp[8]$latch.LATCH_ENABLE
we => temp[9]$latch.LATCH_ENABLE
we => temp[10]$latch.LATCH_ENABLE
we => temp[11]$latch.LATCH_ENABLE
we => temp[12]$latch.LATCH_ENABLE
we => temp[13]$latch.LATCH_ENABLE
we => temp[14]$latch.LATCH_ENABLE
we => temp[15]$latch.LATCH_ENABLE
we => temp[16]$latch.LATCH_ENABLE
we => temp[17]$latch.LATCH_ENABLE
we => temp[18]$latch.LATCH_ENABLE
we => temp[19]$latch.LATCH_ENABLE
we => temp[20]$latch.LATCH_ENABLE
we => temp[21]$latch.LATCH_ENABLE
we => temp[22]$latch.LATCH_ENABLE
we => temp[23]$latch.LATCH_ENABLE
we => temp[24]$latch.LATCH_ENABLE
we => temp[25]$latch.LATCH_ENABLE
we => temp[26]$latch.LATCH_ENABLE
we => temp[27]$latch.LATCH_ENABLE
we => temp[28]$latch.LATCH_ENABLE
we => temp[29]$latch.LATCH_ENABLE
we => temp[30]$latch.LATCH_ENABLE
we => temp[31]$latch.LATCH_ENABLE
selA => selA.IN1
saveResult => result[0]$latch.LATCH_ENABLE
saveResult => result[1]$latch.LATCH_ENABLE
saveResult => result[2]$latch.LATCH_ENABLE
saveResult => result[3]$latch.LATCH_ENABLE
saveResult => result[4]$latch.LATCH_ENABLE
saveResult => result[5]$latch.LATCH_ENABLE
saveResult => result[6]$latch.LATCH_ENABLE
saveResult => result[7]$latch.LATCH_ENABLE
saveResult => result[8]$latch.LATCH_ENABLE
saveResult => result[9]$latch.LATCH_ENABLE
saveResult => result[10]$latch.LATCH_ENABLE
saveResult => result[11]$latch.LATCH_ENABLE
saveResult => result[12]$latch.LATCH_ENABLE
saveResult => result[13]$latch.LATCH_ENABLE
saveResult => result[14]$latch.LATCH_ENABLE
saveResult => result[15]$latch.LATCH_ENABLE
saveResult => result[16]$latch.LATCH_ENABLE
saveResult => result[17]$latch.LATCH_ENABLE
saveResult => result[18]$latch.LATCH_ENABLE
saveResult => result[19]$latch.LATCH_ENABLE
saveResult => result[20]$latch.LATCH_ENABLE
saveResult => result[21]$latch.LATCH_ENABLE
saveResult => result[22]$latch.LATCH_ENABLE
saveResult => result[23]$latch.LATCH_ENABLE
saveResult => result[24]$latch.LATCH_ENABLE
saveResult => result[25]$latch.LATCH_ENABLE
saveResult => result[26]$latch.LATCH_ENABLE
saveResult => result[27]$latch.LATCH_ENABLE
saveResult => result[28]$latch.LATCH_ENABLE
saveResult => result[29]$latch.LATCH_ENABLE
saveResult => result[30]$latch.LATCH_ENABLE
saveResult => result[31]$latch.LATCH_ENABLE
sub[0] => subReg[0].DATAIN
sub[1] => subReg[1].DATAIN
sub[2] => subReg[2].DATAIN
sub[3] => subReg[3].DATAIN
sub[4] => subReg[4].DATAIN
sub[5] => subReg[5].DATAIN
sub[6] => subReg[6].DATAIN
sub[7] => subReg[7].DATAIN
sub[8] => subReg[8].DATAIN
sub[9] => subReg[9].DATAIN
sub[10] => subReg[10].DATAIN
sub[11] => subReg[11].DATAIN
sub[12] => subReg[12].DATAIN
sub[13] => subReg[13].DATAIN
sub[14] => subReg[14].DATAIN
sub[15] => subReg[15].DATAIN
sub[16] => subReg[16].DATAIN
sub[17] => subReg[17].DATAIN
sub[18] => subReg[18].DATAIN
sub[19] => subReg[19].DATAIN
sub[20] => subReg[20].DATAIN
sub[21] => subReg[21].DATAIN
sub[22] => subReg[22].DATAIN
sub[23] => subReg[23].DATAIN
sub[24] => subReg[24].DATAIN
sub[25] => subReg[25].DATAIN
sub[26] => subReg[26].DATAIN
sub[27] => subReg[27].DATAIN
sub[28] => subReg[28].DATAIN
sub[29] => subReg[29].DATAIN
sub[30] => subReg[30].DATAIN
sub[31] => subReg[31].DATAIN
sub[31] => ltb.DATAIN
saveSub => subReg[0].LATCH_ENABLE
saveSub => subReg[1].LATCH_ENABLE
saveSub => subReg[2].LATCH_ENABLE
saveSub => subReg[3].LATCH_ENABLE
saveSub => subReg[4].LATCH_ENABLE
saveSub => subReg[5].LATCH_ENABLE
saveSub => subReg[6].LATCH_ENABLE
saveSub => subReg[7].LATCH_ENABLE
saveSub => subReg[8].LATCH_ENABLE
saveSub => subReg[9].LATCH_ENABLE
saveSub => subReg[10].LATCH_ENABLE
saveSub => subReg[11].LATCH_ENABLE
saveSub => subReg[12].LATCH_ENABLE
saveSub => subReg[13].LATCH_ENABLE
saveSub => subReg[14].LATCH_ENABLE
saveSub => subReg[15].LATCH_ENABLE
saveSub => subReg[16].LATCH_ENABLE
saveSub => subReg[17].LATCH_ENABLE
saveSub => subReg[18].LATCH_ENABLE
saveSub => subReg[19].LATCH_ENABLE
saveSub => subReg[20].LATCH_ENABLE
saveSub => subReg[21].LATCH_ENABLE
saveSub => subReg[22].LATCH_ENABLE
saveSub => subReg[23].LATCH_ENABLE
saveSub => subReg[24].LATCH_ENABLE
saveSub => subReg[25].LATCH_ENABLE
saveSub => subReg[26].LATCH_ENABLE
saveSub => subReg[27].LATCH_ENABLE
saveSub => subReg[28].LATCH_ENABLE
saveSub => subReg[29].LATCH_ENABLE
saveSub => subReg[30].LATCH_ENABLE
saveSub => subReg[31].LATCH_ENABLE


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|mod:mod1|mod_dp:mod_datapath|thirtytwobit_mux_two_one:mux_for_temp|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one3|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one4|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one5|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one6|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one7|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|alu:alu1|thirtytwobit_mux_two_one:mux_two_one8|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data1|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data2|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data
out[0] <= fourbit_mux_two_one:mux_two_one1.out
out[1] <= fourbit_mux_two_one:mux_two_one1.out
out[2] <= fourbit_mux_two_one:mux_two_one1.out
out[3] <= fourbit_mux_two_one:mux_two_one1.out
out[4] <= fourbit_mux_two_one:mux_two_one2.out
out[5] <= fourbit_mux_two_one:mux_two_one2.out
out[6] <= fourbit_mux_two_one:mux_two_one2.out
out[7] <= fourbit_mux_two_one:mux_two_one2.out
out[8] <= fourbit_mux_two_one:mux_two_one3.out
out[9] <= fourbit_mux_two_one:mux_two_one3.out
out[10] <= fourbit_mux_two_one:mux_two_one3.out
out[11] <= fourbit_mux_two_one:mux_two_one3.out
out[12] <= fourbit_mux_two_one:mux_two_one4.out
out[13] <= fourbit_mux_two_one:mux_two_one4.out
out[14] <= fourbit_mux_two_one:mux_two_one4.out
out[15] <= fourbit_mux_two_one:mux_two_one4.out
out[16] <= fourbit_mux_two_one:mux_two_one5.out
out[17] <= fourbit_mux_two_one:mux_two_one5.out
out[18] <= fourbit_mux_two_one:mux_two_one5.out
out[19] <= fourbit_mux_two_one:mux_two_one5.out
out[20] <= fourbit_mux_two_one:mux_two_one6.out
out[21] <= fourbit_mux_two_one:mux_two_one6.out
out[22] <= fourbit_mux_two_one:mux_two_one6.out
out[23] <= fourbit_mux_two_one:mux_two_one6.out
out[24] <= fourbit_mux_two_one:mux_two_one7.out
out[25] <= fourbit_mux_two_one:mux_two_one7.out
out[26] <= fourbit_mux_two_one:mux_two_one7.out
out[27] <= fourbit_mux_two_one:mux_two_one7.out
out[28] <= fourbit_mux_two_one:mux_two_one8.out
out[29] <= fourbit_mux_two_one:mux_two_one8.out
out[30] <= fourbit_mux_two_one:mux_two_one8.out
out[31] <= fourbit_mux_two_one:mux_two_one8.out
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in0[4] => in0[4].IN1
in0[5] => in0[5].IN1
in0[6] => in0[6].IN1
in0[7] => in0[7].IN1
in0[8] => in0[8].IN1
in0[9] => in0[9].IN1
in0[10] => in0[10].IN1
in0[11] => in0[11].IN1
in0[12] => in0[12].IN1
in0[13] => in0[13].IN1
in0[14] => in0[14].IN1
in0[15] => in0[15].IN1
in0[16] => in0[16].IN1
in0[17] => in0[17].IN1
in0[18] => in0[18].IN1
in0[19] => in0[19].IN1
in0[20] => in0[20].IN1
in0[21] => in0[21].IN1
in0[22] => in0[22].IN1
in0[23] => in0[23].IN1
in0[24] => in0[24].IN1
in0[25] => in0[25].IN1
in0[26] => in0[26].IN1
in0[27] => in0[27].IN1
in0[28] => in0[28].IN1
in0[29] => in0[29].IN1
in0[30] => in0[30].IN1
in0[31] => in0[31].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
in1[4] => in1[4].IN1
in1[5] => in1[5].IN1
in1[6] => in1[6].IN1
in1[7] => in1[7].IN1
in1[8] => in1[8].IN1
in1[9] => in1[9].IN1
in1[10] => in1[10].IN1
in1[11] => in1[11].IN1
in1[12] => in1[12].IN1
in1[13] => in1[13].IN1
in1[14] => in1[14].IN1
in1[15] => in1[15].IN1
in1[16] => in1[16].IN1
in1[17] => in1[17].IN1
in1[18] => in1[18].IN1
in1[19] => in1[19].IN1
in1[20] => in1[20].IN1
in1[21] => in1[21].IN1
in1[22] => in1[22].IN1
in1[23] => in1[23].IN1
in1[24] => in1[24].IN1
in1[25] => in1[25].IN1
in1[26] => in1[26].IN1
in1[27] => in1[27].IN1
in1[28] => in1[28].IN1
in1[29] => in1[29].IN1
in1[30] => in1[30].IN1
in1[31] => in1[31].IN1
sel => sel.IN8


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one1
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one1|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one2
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one2|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one3
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one3|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one4
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one4|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one5
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one5|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one6
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one6|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one7
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one7|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one8
out[0] <= onebit_mux_two_one:mux_two_one1.port0
out[1] <= onebit_mux_two_one:mux_two_one2.port0
out[2] <= onebit_mux_two_one:mux_two_one3.port0
out[3] <= onebit_mux_two_one:mux_two_one4.port0
in0[0] => in0[0].IN1
in0[1] => in0[1].IN1
in0[2] => in0[2].IN1
in0[3] => in0[3].IN1
in1[0] => in1[0].IN1
in1[1] => in1[1].IN1
in1[2] => in1[2].IN1
in1[3] => in1[3].IN1
sel => sel.IN4


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one1
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one2
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one3
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


|mips|thirtytwobit_mux_two_one:mux_for_write_data|fourbit_mux_two_one:mux_two_one8|onebit_mux_two_one:mux_two_one4
out <= comb.DB_MAX_OUTPUT_PORT_TYPE
in0 => and1.IN0
in1 => and2.IN0
sel => and2.IN1
sel => and1.IN1


