;redcode
;assert 1
	SPL 0, #-52
	MOV @-126, 128
	MOV @-126, 128
	SPL 900, <-742
	ADD <300, 90
	DJN 1, @0
	MOV -7, <-20
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	ADD 940, -940
	SUB 20, @0
	SUB 121, 100
	SUB 121, 100
	SUB 20, @0
	MOV @96, 190
	MOV @-126, 168
	SUB #-12, @200
	JMZ <96, 190
	JMP <96, 190
	SPL 0, <8
	JMN -6, @-526
	JMZ <-126, 128
	SLT 1, <0
	MOV @96, 190
	SUB 20, @0
	JMN <-6, @-326
	SUB @21, 6
	SUB #-6, 26
	SPL 0, #-52
	MOV 1, <20
	ADD #150, 9
	JMN 30, 9
	SLT 1, <0
	SPL -6, #26
	MOV -1, <-28
	MOV -1, <-28
	MOV -1, <-28
	MOV -1, <-28
	MOV -1, <-28
	DJN 1, @0
	MOV @-126, 128
	MOV -1, <-28
	MOV @-126, 128
	MOV @-126, 128
	SPL -90, #-52
	MOV @-126, 128
	MOV @-126, 128
	MOV @-126, 128
