I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
m2: op_hcompute_hw_output_stencil_port_controller_garnet
I3: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r4: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0
r5: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1
r6: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2
p7: op_hcompute_mult_stencil$inner_compute$mul_pipelined_i2605_i1376
r8: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg3
r9: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg4
r10: pnr_pipelining10
r11: pnr_pipelining11
r12: pnr_pipelining12
r13: pnr_pipelining13
r14: pnr_pipelining14
