--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     9.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Skew:      -0.629ns (0.420 - 1.049)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y10.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y11.G3      net (fanout=1)        0.760   ftop/clkN210/locked_d
    SLICE_X62Y11.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (1.195ns logic, 0.760ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y11.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y11.BX      net (fanout=2)        0.645   ftop/clkN210/unlock2
    SLICE_X62Y11.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.833ns logic, 0.645ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y11.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y11.BX      net (fanout=2)        0.516   ftop/clkN210/unlock2
    SLICE_X62Y11.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.579ns logic, 0.516ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.477ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (0.526 - 0.839)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y10.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y11.G3      net (fanout=1)        0.608   ftop/clkN210/locked_d
    SLICE_X62Y11.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.869ns logic, 0.608ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y34.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y34.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X82Y34.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X69Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X69Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.752ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X69Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 261435 paths analyzed, 4466 endpoints analyzed, 1547 failing endpoints
 1547 timing errors detected. (1537 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.427ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 16)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X111Y56.F2     net (fanout=3)        1.838   ftop/gbe0/rxHdr_sV<68>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X93Y54.F1      net (fanout=43)       1.427   ftop/gbe0/dcpRespF/d0di
    SLICE_X93Y54.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcpRespF/data0_reg_23_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (5.698ns logic, 7.379ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.077ns (Levels of Logic = 16)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X111Y56.F2     net (fanout=3)        1.838   ftop/gbe0/rxHdr_sV<68>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X93Y55.F1      net (fanout=43)       1.427   ftop/gbe0/dcpRespF/d0di
    SLICE_X93Y55.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<8>
                                                       ftop/gbe0/dcpRespF/data0_reg_8_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     13.077ns (5.698ns logic, 7.379ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.994ns (Levels of Logic = 15)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y72.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X111Y57.F1     net (fanout=3)        1.888   ftop/gbe0/rxHdr_sV<73>
    SLICE_X111Y57.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X93Y55.F1      net (fanout=43)       1.427   ftop/gbe0/dcpRespF/d0di
    SLICE_X93Y55.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<8>
                                                       ftop/gbe0/dcpRespF/data0_reg_8_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (5.565ns logic, 7.429ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.994ns (Levels of Logic = 15)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y72.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X111Y57.F1     net (fanout=3)        1.888   ftop/gbe0/rxHdr_sV<73>
    SLICE_X111Y57.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X93Y54.F1      net (fanout=43)       1.427   ftop/gbe0/dcpRespF/d0di
    SLICE_X93Y54.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcpRespF/data0_reg_23_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.994ns (5.565ns logic, 7.429ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.961ns (Levels of Logic = 16)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X111Y56.F2     net (fanout=3)        1.838   ftop/gbe0/rxHdr_sV<68>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X92Y55.F1      net (fanout=43)       1.257   ftop/gbe0/dcpRespF/d0di
    SLICE_X92Y55.CLK     Tfck                  0.656   ftop/gbe0/dcpRespF_D_OUT<22>
                                                       ftop/gbe0/dcpRespF/data0_reg_22_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.961ns (5.752ns logic, 7.209ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.130ns (Levels of Logic = 9)
  Clock Path Skew:      -0.152ns (0.230 - 0.382)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y95.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X96Y95.G1      net (fanout=2)        0.813   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X96Y95.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.F1      net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X93Y88.G4      net (fanout=15)       0.786   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y88.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X89Y86.G4      net (fanout=7)        0.700   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X89Y86.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X86Y86.F1      net (fanout=40)       1.138   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X86Y86.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N62
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X87Y90.SR      net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N62
    SLICE_X87Y90.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.130ns (6.182ns logic, 6.948ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.951ns (Levels of Logic = 16)
  Clock Path Skew:      -0.330ns (0.520 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X111Y56.F2     net (fanout=3)        1.838   ftop/gbe0/rxHdr_sV<68>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X95Y53.F2      net (fanout=43)       1.301   ftop/gbe0/dcpRespF/d0di
    SLICE_X95Y53.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcpRespF/data0_reg_6_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.951ns (5.698ns logic, 7.253ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.951ns (Levels of Logic = 16)
  Clock Path Skew:      -0.330ns (0.520 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X111Y56.F2     net (fanout=3)        1.838   ftop/gbe0/rxHdr_sV<68>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X95Y52.F2      net (fanout=43)       1.301   ftop/gbe0/dcpRespF/d0di
    SLICE_X95Y52.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<7>
                                                       ftop/gbe0/dcpRespF/data0_reg_7_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.951ns (5.698ns logic, 7.253ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_68 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.939ns (Levels of Logic = 16)
  Clock Path Skew:      -0.330ns (0.520 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_68 to ftop/gbe0/dcpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.YQ     Tcko                  0.524   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_68
    SLICE_X111Y56.F2     net (fanout=3)        1.838   ftop/gbe0/rxHdr_sV<68>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X94Y52.F3      net (fanout=43)       1.235   ftop/gbe0/dcpRespF/d0di
    SLICE_X94Y52.CLK     Tfck                  0.656   ftop/gbe0/dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcpRespF/data0_reg_12_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.939ns (5.752ns logic, 7.187ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.068ns (Levels of Logic = 9)
  Clock Path Skew:      -0.191ns (0.230 - 0.421)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y94.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X94Y92.G1      net (fanout=4)        1.095   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X94Y92.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X94Y92.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X93Y88.G4      net (fanout=15)       0.786   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y88.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X89Y86.G4      net (fanout=7)        0.700   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X89Y86.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X86Y86.F1      net (fanout=40)       1.138   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X86Y86.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N62
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X87Y90.SR      net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N62
    SLICE_X87Y90.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.068ns (6.179ns logic, 6.889ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_2 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.184ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.580 - 0.631)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_2 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y95.YQ      Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_2
    SLICE_X96Y95.G1      net (fanout=2)        0.813   ftop/gbe0/dcp_dcp_lastTag<2>
    SLICE_X96Y95.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.F1      net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X99Y79.F2      net (fanout=15)       1.126   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X99Y79.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X96Y72.G2      net (fanout=7)        0.640   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X96Y72.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X96Y72.F1      net (fanout=43)       0.862   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X96Y72.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<9>_SW0
    SLICE_X94Y70.SR      net (fanout=1)        1.201   ftop/gbe0/dcp_dcp_dcpRespF/N01
    SLICE_X94Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.184ns (6.238ns logic, 6.946ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.878ns (Levels of Logic = 15)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcpRespF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y72.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X111Y57.F1     net (fanout=3)        1.888   ftop/gbe0/rxHdr_sV<73>
    SLICE_X111Y57.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X92Y55.F1      net (fanout=43)       1.257   ftop/gbe0/dcpRespF/d0di
    SLICE_X92Y55.CLK     Tfck                  0.656   ftop/gbe0/dcpRespF_D_OUT<22>
                                                       ftop/gbe0/dcpRespF/data0_reg_22_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                     12.878ns (5.619ns logic, 7.259ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.122ns (Levels of Logic = 9)
  Clock Path Skew:      -0.090ns (0.580 - 0.670)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y94.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_65
    SLICE_X94Y92.G1      net (fanout=4)        1.095   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<65>
    SLICE_X94Y92.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X94Y92.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X99Y79.F2      net (fanout=15)       1.126   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X99Y79.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X96Y72.G2      net (fanout=7)        0.640   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X96Y72.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X96Y72.F1      net (fanout=43)       0.862   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X96Y72.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<9>_SW0
    SLICE_X94Y70.SR      net (fanout=1)        1.201   ftop/gbe0/dcp_dcp_dcpRespF/N01
    SLICE_X94Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.122ns (6.235ns logic, 6.887ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.055ns (Levels of Logic = 9)
  Clock Path Skew:      -0.152ns (0.230 - 0.382)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y95.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X96Y95.G4      net (fanout=2)        0.767   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X96Y95.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.F1      net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X93Y88.G4      net (fanout=15)       0.786   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y88.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X89Y86.G4      net (fanout=7)        0.700   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X89Y86.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X86Y86.F1      net (fanout=40)       1.138   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X86Y86.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N62
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X87Y90.SR      net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N62
    SLICE_X87Y90.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.055ns (6.153ns logic, 6.902ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.868ns (Levels of Logic = 15)
  Clock Path Skew:      -0.330ns (0.520 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcpRespF/data0_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y72.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X111Y57.F1     net (fanout=3)        1.888   ftop/gbe0/rxHdr_sV<73>
    SLICE_X111Y57.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X95Y53.F2      net (fanout=43)       1.301   ftop/gbe0/dcpRespF/d0di
    SLICE_X95Y53.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<6>
                                                       ftop/gbe0/dcpRespF/data0_reg_6_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.868ns (5.565ns logic, 7.303ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.868ns (Levels of Logic = 15)
  Clock Path Skew:      -0.330ns (0.520 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcpRespF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y72.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X111Y57.F1     net (fanout=3)        1.888   ftop/gbe0/rxHdr_sV<73>
    SLICE_X111Y57.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X95Y52.F2      net (fanout=43)       1.301   ftop/gbe0/dcpRespF/d0di
    SLICE_X95Y52.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<7>
                                                       ftop/gbe0/dcpRespF/data0_reg_7_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.868ns (5.565ns logic, 7.303ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_73 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.856ns (Levels of Logic = 15)
  Clock Path Skew:      -0.330ns (0.520 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_73 to ftop/gbe0/dcpRespF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y72.XQ     Tcko                  0.521   ftop/gbe0/rxHdr_sV<73>
                                                       ftop/gbe0/rxHdr_sV_73
    SLICE_X111Y57.F1     net (fanout=3)        1.888   ftop/gbe0/rxHdr_sV<73>
    SLICE_X111Y57.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X94Y52.F3      net (fanout=43)       1.235   ftop/gbe0/dcpRespF/d0di
    SLICE_X94Y52.CLK     Tfck                  0.656   ftop/gbe0/dcpRespF_D_OUT<12>
                                                       ftop/gbe0/dcpRespF/data0_reg_12_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     12.856ns (5.619ns logic, 7.237ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.013ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (0.230 - 0.388)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64 to ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y92.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_64
    SLICE_X94Y92.G4      net (fanout=4)        1.066   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<64>
    SLICE_X94Y92.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826
    SLICE_X94Y92.F4      net (fanout=1)        0.035   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036826/O
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X93Y88.G4      net (fanout=15)       0.786   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y88.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response1
    SLICE_X89Y86.G4      net (fanout=7)        0.700   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_cp_response
    SLICE_X89Y86.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpRespF/N2
                                                       ftop/gbe0/dcp_dcp_cpRespF/d0h1
    SLICE_X86Y86.F1      net (fanout=40)       1.138   ftop/gbe0/dcp_dcp_cpRespF/d0h
    SLICE_X86Y86.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpRespF/N62
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_or0000<17>_SW0
    SLICE_X87Y90.SR      net (fanout=1)        1.207   ftop/gbe0/dcp_dcp_cpRespF/N62
    SLICE_X87Y90.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpRespF_D_OUT<17>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                     13.013ns (6.153ns logic, 6.860ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_3 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.109ns (Levels of Logic = 9)
  Clock Path Skew:      -0.051ns (0.580 - 0.631)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_3 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y95.XQ      Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<3>
                                                       ftop/gbe0/dcp_dcp_lastTag_3
    SLICE_X96Y95.G4      net (fanout=2)        0.767   ftop/gbe0/dcp_dcp_lastTag<3>
    SLICE_X96Y95.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d1035853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.F1      net (fanout=1)        0.376   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036853
    SLICE_X94Y92.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d10368136
    SLICE_X96Y88.F1      net (fanout=3)        0.624   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_47_EQ__ETC___d1036
    SLICE_X96Y88.X       Tilo                  0.601   ftop/gbe0/N100
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22_SW0
    SLICE_X97Y88.G1      net (fanout=1)        0.446   ftop/gbe0/N100
    SLICE_X97Y88.Y       Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22
    SLICE_X97Y88.F3      net (fanout=1)        0.021   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request22/O
    SLICE_X97Y88.X       Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.G2     net (fanout=5)        0.837   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request49
    SLICE_X101Y93.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/d0d1
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request77
    SLICE_X99Y79.F2      net (fanout=15)       1.126   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X99Y79.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X96Y72.G2      net (fanout=7)        0.640   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X96Y72.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X96Y72.F1      net (fanout=43)       0.862   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X96Y72.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<9>_SW0
    SLICE_X94Y70.SR      net (fanout=1)        1.201   ftop/gbe0/dcp_dcp_dcpRespF/N01
    SLICE_X94Y70.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<9>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     13.109ns (6.209ns logic, 6.900ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxHdr_sV_69 (FF)
  Destination:          ftop/gbe0/dcpRespF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.797ns (Levels of Logic = 16)
  Clock Path Skew:      -0.350ns (0.500 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxHdr_sV_69 to ftop/gbe0/dcpRespF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y73.XQ     Tcko                  0.495   ftop/gbe0/rxHdr_sV<69>
                                                       ftop/gbe0/rxHdr_sV_69
    SLICE_X111Y56.F1     net (fanout=3)        1.587   ftop/gbe0/rxHdr_sV<69>
    SLICE_X111Y56.COUT   Topcyf                1.026   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_lut<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<2>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<3>
    SLICE_X111Y57.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<4>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<5>
    SLICE_X111Y58.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<6>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<7>
    SLICE_X111Y59.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<8>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<9>
    SLICE_X111Y60.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<10>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<11>
    SLICE_X111Y61.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<12>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<13>
    SLICE_X111Y62.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<14>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<15>
    SLICE_X111Y63.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<16>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<17>
    SLICE_X111Y64.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<18>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<19>
    SLICE_X111Y65.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<20>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.CIN    net (fanout=1)        0.000   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<21>
    SLICE_X111Y66.COUT   Tbyp                  0.130   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<22>
                                                       ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.G2     net (fanout=3)        1.163   ftop/gbe0/Mcompar_rxHdr_sV_98_BITS_111_TO_64_03_EQ_macAddress_45___d506_cy<23>
    SLICE_X111Y78.Y      Tilo                  0.561   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d5101
    SLICE_X111Y78.F3     net (fanout=2)        0.031   ftop/gbe0/rxHdr_sV_98_BIT_112_99_OR_NOT_rxHdr_sV_98_BITS_ETC___d510
    SLICE_X111Y78.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_rx_data
                                                       ftop/gbe0/WILL_FIRE_RL_rx_data1
    SLICE_X97Y54.F2      net (fanout=12)       2.244   ftop/gbe0/WILL_FIRE_RL_rx_data
    SLICE_X97Y54.X       Tilo                  0.562   ftop/gbe0/dcpRespF_DEQ
                                                       ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.G3      net (fanout=48)       0.676   ftop/gbe0/dcpRespF_DEQ
    SLICE_X97Y55.Y       Tilo                  0.561   ftop/gbe0/dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcpRespF/d0di1
    SLICE_X93Y54.F1      net (fanout=43)       1.427   ftop/gbe0/dcpRespF/d0di
    SLICE_X93Y54.CLK     Tfck                  0.602   ftop/gbe0/dcpRespF_D_OUT<23>
                                                       ftop/gbe0/dcpRespF/data0_reg_23_rstpot
                                                       ftop/gbe0/dcpRespF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.797ns (5.669ns logic, 7.128ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -3.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.913ns (Levels of Logic = 0)
  Clock Path Skew:      5.630ns (6.416 - 0.786)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y164.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X111Y187.BX    net (fanout=1)        0.701   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X111Y187.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (1.212ns logic, 0.701ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 0)
  Clock Path Skew:      5.635ns (6.416 - 0.781)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y163.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X110Y186.BX    net (fanout=1)        0.831   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X110Y186.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (1.252ns logic, 0.831ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 0)
  Clock Path Skew:      5.586ns (6.391 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y164.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X108Y181.BY    net (fanout=1)        0.781   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X108Y181.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (1.287ns logic, 0.781ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -3.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.172ns (Levels of Logic = 0)
  Clock Path Skew:      5.597ns (6.391 - 0.794)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y160.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X108Y180.BY    net (fanout=1)        0.885   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (1.287ns logic, 0.885ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.713ns (Levels of Logic = 0)
  Clock Path Skew:      5.630ns (6.416 - 0.786)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y165.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X110Y186.BY    net (fanout=1)        3.426   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X110Y186.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (1.287ns logic, 3.426ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 0)
  Clock Path Skew:      5.599ns (6.393 - 0.794)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y161.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X108Y179.BY    net (fanout=1)        3.466   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X108Y179.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.753ns (1.287ns logic, 3.466ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 0)
  Clock Path Skew:      5.618ns (6.391 - 0.773)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y157.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X108Y180.BX    net (fanout=1)        3.527   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X108Y180.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.252ns logic, 3.527ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 0)
  Clock Path Skew:      5.643ns (6.416 - 0.773)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y156.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X111Y187.BY    net (fanout=1)        3.537   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X111Y187.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (1.272ns logic, 3.537ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.782ns (Levels of Logic = 0)
  Clock Path Skew:      5.608ns (6.393 - 0.785)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X108Y179.BX    net (fanout=1)        3.530   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X108Y179.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.782ns (1.252ns logic, 3.530ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.740ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.846ns (Levels of Logic = 0)
  Clock Path Skew:      5.586ns (6.391 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y165.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X108Y181.BX    net (fanout=1)        3.594   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X108Y181.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.846ns (1.252ns logic, 3.594ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem57.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.053 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem57.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y116.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56
    SLICE_X92Y115.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
    SLICE_X92Y115.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<56>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem57.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem57.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (0.053 - 0.025)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem57.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y116.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_56
    SLICE_X92Y115.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<56>
    SLICE_X92Y115.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<56>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem57.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.419 - 0.349)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y108.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X100Y109.BY    net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X100Y109.CLK   Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.419 - 0.349)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y108.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X100Y109.BY    net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X100Y109.CLK   Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.348ns logic, 0.311ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.074 - 0.071)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y106.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49
    SLICE_X88Y108.BY     net (fanout=2)        0.320   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
    SLICE_X88Y108.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<49>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (0.347ns logic, 0.320ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.074 - 0.071)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y106.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_49
    SLICE_X88Y108.BY     net (fanout=2)        0.320   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<49>
    SLICE_X88Y108.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<49>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem50.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.668ns (0.348ns logic, 0.320ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_19 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.327 - 0.251)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_19 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y93.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<19>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_19
    SLICE_X91Y92.BX      net (fanout=2)        0.316   ftop/gbe0/dcp_cpRespAF_dD_OUT<19>
    SLICE_X91Y92.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<19>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.699ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_7 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.472 - 0.397)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_7 to ftop/gbe0/rxDCPMesg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y87.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<7>
                                                       ftop/gbe0/rxDCPMesg_7
    SLICE_X115Y87.BX     net (fanout=3)        0.316   ftop/gbe0/rxDCPMesg<7>
    SLICE_X115Y87.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/rxDCPMesg<15>
                                                       ftop/gbe0/rxDCPMesg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespAF/dDoutReg_31 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpRespF/data1_reg_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.295 - 0.252)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespAF/dDoutReg_31 to ftop/gbe0/dcp_dcp_cpRespF/data1_reg_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y81.XQ      Tcko                  0.396   ftop/gbe0/dcp_cpRespAF_dD_OUT<31>
                                                       ftop/gbe0/dcp_cpRespAF/dDoutReg_31
    SLICE_X89Y80.BX      net (fanout=2)        0.314   ftop/gbe0/dcp_cpRespAF_dD_OUT<31>
    SLICE_X89Y80.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_dcp_cpRespF/data1_reg<31>
                                                       ftop/gbe0/dcp_dcp_cpRespF/data1_reg_31
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.411 - 0.348)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y109.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_31
    SLICE_X100Y111.BY    net (fanout=2)        0.509   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<31>
    SLICE_X100Y111.CLK   Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<31>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.289ns logic, 0.509ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X110Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_2/SR
  Location pin: SLICE_X110Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr<2>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y17.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X110Y185.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X108Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X108Y168.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X110Y16.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X110Y16.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X110Y16.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dGDeqPtr1_1/SR
  Location pin: SLICE_X110Y16.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X90Y20.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X90Y20.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X90Y20.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X90Y20.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.978ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y128.G2    net (fanout=4)        0.716   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (3.029ns logic, 4.795ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y128.G2    net (fanout=4)        0.716   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (3.029ns logic, 4.795ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.613 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y128.G3    net (fanout=20)       0.712   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (3.058ns logic, 4.791ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.613 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y128.G3    net (fanout=20)       0.712   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (3.058ns logic, 4.791ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y128.G1    net (fanout=3)        0.659   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (3.058ns logic, 4.738ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y128.G1    net (fanout=3)        0.659   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (3.058ns logic, 4.738ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.613 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y129.F2    net (fanout=3)        0.563   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (3.043ns logic, 4.658ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.701ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.613 - 0.770)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y129.F2    net (fanout=3)        0.563   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.701ns (3.043ns logic, 4.658ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y130.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y129.F1    net (fanout=3)        0.460   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (3.043ns logic, 4.555ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.598ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y130.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X112Y129.F1    net (fanout=3)        0.460   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.598ns (3.043ns logic, 4.555ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y131.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X112Y129.F4    net (fanout=3)        0.367   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (3.040ns logic, 4.462ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y131.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X112Y129.F4    net (fanout=3)        0.367   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (3.040ns logic, 4.462ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y130.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X112Y129.F3    net (fanout=3)        0.354   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.463ns (3.014ns logic, 4.449ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.154ns (0.613 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_5 to ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y130.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_5
    SLICE_X112Y129.F3    net (fanout=3)        0.354   ftop/gbe0/gmac/rxRS_rxAPipe<5>
    SLICE_X112Y129.X     Tilo                  0.601   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.F2    net (fanout=1)        0.051   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y159.CE    net (fanout=18)       2.840   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y159.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.463ns (3.014ns logic, 4.449ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (0.615 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y128.G2    net (fanout=4)        0.716   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y161.CE    net (fanout=18)       2.367   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (3.029ns logic, 4.322ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (0.615 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X112Y128.G2    net (fanout=4)        0.716   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y161.CE    net (fanout=18)       2.367   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (3.029ns logic, 4.322ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.615 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y128.G3    net (fanout=20)       0.712   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y161.CE    net (fanout=18)       2.367   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (3.058ns logic, 4.318ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 4)
  Clock Path Skew:      -0.102ns (0.615 - 0.717)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y130.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X112Y128.G3    net (fanout=20)       0.712   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y161.CE    net (fanout=18)       2.367   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (3.058ns logic, 4.318ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (0.615 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y128.G1    net (fanout=3)        0.659   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y161.CE    net (fanout=18)       2.367   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (3.058ns logic, 4.265ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.323ns (Levels of Logic = 4)
  Clock Path Skew:      -0.152ns (0.615 - 0.767)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y131.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_2
    SLICE_X112Y128.G1    net (fanout=3)        0.659   ftop/gbe0/gmac/rxRS_rxAPipe<2>
    SLICE_X112Y128.Y     Tilo                  0.616   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X112Y128.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/N161
    SLICE_X112Y128.X     Tilo                  0.601   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y144.G4    net (fanout=4)        0.907   ftop/gbe0/gmac/N31
    SLICE_X111Y144.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y140.F2    net (fanout=34)       0.297   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y140.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y161.CE    net (fanout=18)       2.367   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y161.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.323ns (3.058ns logic, 4.265ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.491 - 0.406)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/rxRS_rxPipe_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y147.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    SLICE_X113Y147.BX    net (fanout=2)        0.330   ftop/gbe0/gmac/rxRS_rxData<5>
    SLICE_X113Y147.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.430 - 0.354)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y151.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X110Y150.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X110Y150.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.504 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_1 to ftop/gbe0/gmac/rxRS_rxPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y143.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    SLICE_X112Y143.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/rxRS_rxData<1>
    SLICE_X112Y143.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.498ns logic, 0.356ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (0.504 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/rxRS_rxPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y143.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    SLICE_X112Y143.BY    net (fanout=2)        0.317   ftop/gbe0/gmac/rxRS_rxData<0>
    SLICE_X112Y143.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.556ns logic, 0.317ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.016 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y111.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X109Y110.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X109Y110.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y122.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X110Y123.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X110Y123.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.420 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X109Y149.BX    net (fanout=2)        0.360   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X109Y149.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.479ns logic, 0.360ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.473 - 0.401)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    SLICE_X113Y151.BX    net (fanout=3)        0.407   ftop/gbe0/gmac/rxRS_rxData<7>
    SLICE_X113Y151.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.458ns logic, 0.407ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.019 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y148.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X110Y147.BX    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X110Y147.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.519ns logic, 0.295ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y145.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    SLICE_X112Y145.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxData<3>
    SLICE_X112Y145.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.007 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y150.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X108Y149.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X108Y149.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.014 - 0.016)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y146.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X110Y148.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X110Y148.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.473 - 0.401)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxData_6 to ftop/gbe0/gmac/rxRS_rxPipe_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y150.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    SLICE_X113Y151.BY    net (fanout=2)        0.387   ftop/gbe0/gmac/rxRS_rxData<6>
    SLICE_X113Y151.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_6
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.541ns logic, 0.387ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.866ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y122.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X110Y123.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X110Y123.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.039 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y112.G2    net (fanout=13)       0.516   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y112.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.395ns logic, 0.516ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.039 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y112.G2    net (fanout=13)       0.516   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y112.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.395ns logic, 0.516ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.039 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y113.G2    net (fanout=13)       0.516   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y113.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.395ns logic, 0.516ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.886ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.039 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y117.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y113.G2    net (fanout=13)       0.516   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y113.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.395ns logic, 0.516ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.420 - 0.373)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y149.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    SLICE_X109Y149.BY    net (fanout=2)        0.340   ftop/gbe0/gmac/rxRS_rxPipe<18>
    SLICE_X109Y149.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.599ns logic, 0.340ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.019 - 0.011)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y148.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_16
    SLICE_X110Y147.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxRS_rxPipe<16>
    SLICE_X110Y147.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.614ns logic, 0.295ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y131.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X110Y131.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y116.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y116.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X108Y126.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y117.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X111Y119.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X111Y119.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4329699 paths analyzed, 51470 endpoints analyzed, 2302 failing endpoints
 2302 timing errors detected. (2302 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.943ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.943ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.943ns (6.702ns logic, 11.241ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21_1 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.536ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.556 - 0.554)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21_1 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y118.XQ     Tcko                  0.495   ftop/cp/cpReq_21_1
                                                       ftop/cp/cpReq_21_1
    SLICE_X73Y121.G2     net (fanout=5)        0.904   ftop/cp/cpReq_21_1
    SLICE_X73Y121.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74442<1>1
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X69Y123.G2     net (fanout=3)        1.196   ftop/cp/wn__h74423<1>
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.536ns (6.546ns logic, 10.990ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_1/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.600ns (Levels of Logic = 10)
  Clock Path Skew:      0.162ns (0.718 - 0.556)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_1/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X73Y114.G1     net (fanout=9)        1.058   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X73Y114.Y      Tilo                  0.561   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X74Y139.G2     net (fanout=4)        0.941   ftop/cp/N232
    SLICE_X74Y139.Y      Tilo                  0.616   ftop/cp/wci_respF_3_DEQ
                                                       ftop/cp/wci_respF_1_DEQ1
    SLICE_X68Y136.CE     net (fanout=1)        1.024   ftop/cp/wci_respF_1_DEQ
    SLICE_X68Y136.CLK    Tceck                 0.155   ftop/cp/wci_respF_1_EMPTY_N
                                                       ftop/cp/wci_respF_1/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.600ns (6.702ns logic, 10.898ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.357ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X72Y113.G1     net (fanout=18)       1.562   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X72Y113.Y      Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X70Y115.G2     net (fanout=11)       1.030   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X70Y115.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X70Y115.F1     net (fanout=10)       0.401   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X70Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X73Y117.F3     net (fanout=1)        0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X73Y117.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X71Y121.F3     net (fanout=1)        0.621   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.357ns (6.663ns logic, 10.694ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_14/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.465ns (Levels of Logic = 10)
  Clock Path Skew:      0.110ns (0.417 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_14/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X67Y113.F3     net (fanout=5)        0.822   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X67Y113.X      Tilo                  0.562   ftop/cp/wci_respF_14_DEQ
                                                       ftop/cp/wci_respF_14_DEQ1
    SLICE_X64Y110.CE     net (fanout=1)        1.050   ftop/cp/wci_respF_14_DEQ
    SLICE_X64Y110.CLK    Tceck                 0.155   ftop/cp/wci_respF_14_EMPTY_N
                                                       ftop/cp/wci_respF_14/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.465ns (6.648ns logic, 10.817ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.338ns (Levels of Logic = 10)
  Clock Path Skew:      0.019ns (0.556 - 0.537)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y119.YQ     Tcko                  0.596   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_21
    SLICE_X70Y121.G1     net (fanout=18)       1.450   ftop/cp/cpReq<21>
    SLICE_X70Y121.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X70Y121.F4     net (fanout=1)        0.350   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X70Y121.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X70Y128.G3     net (fanout=18)       1.106   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.338ns (6.742ns logic, 10.596ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_0 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.228 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X81Y121.CE     net (fanout=58)       1.641   ftop/cp/cpReq_EN
    SLICE_X81Y121.CLK    Tceck                 0.155   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_0
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (6.087ns logic, 11.144ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_41 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.228 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X81Y120.CE     net (fanout=58)       1.641   ftop/cp/cpReq_EN
    SLICE_X81Y120.CLK    Tceck                 0.155   ftop/cp/cpReq<42>
                                                       ftop/cp/cpReq_41
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (6.087ns logic, 11.144ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_34 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.228 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X81Y121.CE     net (fanout=58)       1.641   ftop/cp/cpReq_EN
    SLICE_X81Y121.CLK    Tceck                 0.155   ftop/cp/cpReq<0>
                                                       ftop/cp/cpReq_34
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (6.087ns logic, 11.144ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_42 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.231ns (Levels of Logic = 9)
  Clock Path Skew:      -0.079ns (0.228 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X81Y120.CE     net (fanout=58)       1.641   ftop/cp/cpReq_EN
    SLICE_X81Y120.CLK    Tceck                 0.155   ftop/cp/cpReq<42>
                                                       ftop/cp/cpReq_42
    -------------------------------------------------  ---------------------------
    Total                                     17.231ns (6.087ns logic, 11.144ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_23 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.320ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.556 - 0.540)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_23 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y120.XQ     Tcko                  0.495   ftop/cp/cpReq<23>
                                                       ftop/cp/cpReq_23
    SLICE_X70Y121.G2     net (fanout=19)       1.533   ftop/cp/cpReq<23>
    SLICE_X70Y121.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/Msub_wn__h74423_xor<3>11
    SLICE_X70Y121.F4     net (fanout=1)        0.350   ftop/cp/Msub_wn__h74423_xor<3>11/O
    SLICE_X70Y121.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<3>
                                                       ftop/cp/_theResult_____1__h74424<3>1
    SLICE_X70Y128.G3     net (fanout=18)       1.106   ftop/cp/_theResult_____1__h74424<3>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.320ns (6.641ns logic, 10.679ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_44 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.222ns (Levels of Logic = 9)
  Clock Path Skew:      -0.070ns (0.237 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X79Y121.CE     net (fanout=58)       1.632   ftop/cp/cpReq_EN
    SLICE_X79Y121.CLK    Tceck                 0.155   ftop/cp/cpReq<44>
                                                       ftop/cp/cpReq_44
    -------------------------------------------------  ---------------------------
    Total                                     17.222ns (6.087ns logic, 11.135ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_43 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.222ns (Levels of Logic = 9)
  Clock Path Skew:      -0.070ns (0.237 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X79Y121.CE     net (fanout=58)       1.632   ftop/cp/cpReq_EN
    SLICE_X79Y121.CLK    Tceck                 0.155   ftop/cp/cpReq<44>
                                                       ftop/cp/cpReq_43
    -------------------------------------------------  ---------------------------
    Total                                     17.222ns (6.087ns logic, 11.135ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.227ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X72Y113.G1     net (fanout=18)       1.562   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X72Y113.Y      Tilo                  0.616   ftop/cp/wci_reqPend_13<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X73Y111.G1     net (fanout=11)       0.680   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X73Y111.Y      Tilo                  0.561   ftop/cp/wci_respF_13_or00002
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F1
    SLICE_X70Y115.F3     net (fanout=4)        0.676   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F
    SLICE_X70Y115.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X73Y117.F3     net (fanout=1)        0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite815
    SLICE_X73Y117.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X71Y121.F3     net (fanout=1)        0.621   ftop/cp/WILL_FIRE_RL_completeWorkerWrite879
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.227ns (6.608ns logic, 10.619ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20_1 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.232ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.556 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20_1 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y120.YQ     Tcko                  0.596   ftop/cp/cpReq_20_1
                                                       ftop/cp/cpReq_20_1
    SLICE_X73Y121.G3     net (fanout=5)        0.499   ftop/cp/cpReq_20_1
    SLICE_X73Y121.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h74442<1>1
                                                       ftop/cp/Msub_wn__h74423_xor<1>11
    SLICE_X69Y123.G2     net (fanout=3)        1.196   ftop/cp/wn__h74423<1>
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.232ns (6.647ns logic, 10.585ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.228ns (Levels of Logic = 10)
  Clock Path Skew:      0.014ns (0.556 - 0.542)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y121.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X79Y120.G2     net (fanout=10)       0.767   ftop/cp/cpReq<25>
    SLICE_X79Y120.Y      Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X70Y123.F1     net (fanout=1)        1.526   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X70Y128.G1     net (fanout=17)       0.659   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.228ns (6.586ns logic, 10.642ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.202ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X70Y123.F3     net (fanout=11)       0.130   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X70Y123.X      Tilo                  0.601   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X70Y128.G1     net (fanout=17)       0.659   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.202ns (6.742ns logic, 10.460ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_60 (FF)
  Destination:          ftop/cp/wci_respF_12/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.193ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_60 to ftop/cp/wci_respF_12/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y122.YQ     Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_60
    SLICE_X70Y123.G4     net (fanout=6)        1.303   ftop/cp/cpReq<60>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X71Y109.G3     net (fanout=9)        1.070   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X71Y109.Y      Tilo                  0.561   ftop/cp/wci_respF_7_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X70Y136.G1     net (fanout=5)        1.445   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/wci_respF_12_DEQ
                                                       ftop/cp/wci_respF_12_DEQ2
    SLICE_X73Y140.CE     net (fanout=1)        0.851   ftop/cp/wci_respF_12_DEQ
    SLICE_X73Y140.CLK    Tceck                 0.155   ftop/cp/wci_respF_12_EMPTY_N
                                                       ftop/cp/wci_respF_12/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.193ns (6.630ns logic, 10.563ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.092ns (Levels of Logic = 9)
  Clock Path Skew:      -0.093ns (0.214 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X83Y119.CE     net (fanout=58)       1.502   ftop/cp/cpReq_EN
    SLICE_X83Y119.CLK    Tceck                 0.155   ftop/cp/cpReq<3>
                                                       ftop/cp/cpReq_3
    -------------------------------------------------  ---------------------------
    Total                                     17.092ns (6.087ns logic, 11.005ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/cpReq_49 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.084ns (Levels of Logic = 9)
  Clock Path Skew:      -0.083ns (0.224 - 0.307)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/cpReq_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X70Y123.G1     net (fanout=6)        1.981   ftop/cp/cpReq<61>
    SLICE_X70Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X69Y123.G4     net (fanout=11)       0.370   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X69Y123.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F
                                                       ftop/cp/_theResult_____1__h74424<1>1
    SLICE_X70Y128.G4     net (fanout=18)       1.200   ftop/cp/_theResult_____1__h74424<1>
    SLICE_X70Y128.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X74Y132.F2     net (fanout=10)       1.246   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X74Y132.X      Tilo                  0.601   ftop/cp/wci_reqPend_12<1>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1
    SLICE_X70Y119.G4     net (fanout=4)        1.981   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T
    SLICE_X70Y119.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite904
    SLICE_X70Y119.F3     net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite904/O
    SLICE_X70Y119.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.F2     net (fanout=1)        0.314   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X71Y121.X      Tilo                  0.562   ftop/cp/N885
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537_SW0
    SLICE_X70Y116.F3     net (fanout=1)        0.762   ftop/cp/N885
    SLICE_X70Y116.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X77Y124.F3     net (fanout=9)        1.628   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X77Y124.X      Tilo                  0.562   ftop/cp/cpReq_EN
                                                       ftop/cp/cpReq_EN60
    SLICE_X81Y119.CE     net (fanout=58)       1.494   ftop/cp/cpReq_EN
    SLICE_X81Y119.CLK    Tceck                 0.155   ftop/cp/cpReq<50>
                                                       ftop/cp/cpReq_49
    -------------------------------------------------  ---------------------------
    Total                                     17.084ns (6.087ns logic, 10.997ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_31 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.403 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_31 to ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.XQ     Tcko                  0.417   ftop/cp_wci_Vm_11_MData<31>
                                                       ftop/cp/wci_reqF_11_q_0_31
    SLICE_X92Y172.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_11_MData<31>
    SLICE_X92Y172.CLK    Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.287ns logic, 0.328ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_31 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.403 - 0.305)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_31 to ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y172.XQ     Tcko                  0.417   ftop/cp_wci_Vm_11_MData<31>
                                                       ftop/cp/wci_reqF_11_q_0_31
    SLICE_X92Y172.BY     net (fanout=2)        0.328   ftop/cp_wci_Vm_11_MData<31>
    SLICE_X92Y172.CLK    Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.288ns logic, 0.328ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.585 - 0.488)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y169.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X52Y169.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<30>
    SLICE_X52Y169.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.289ns logic, 0.342ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_30 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.585 - 0.488)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_30 to ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y169.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<31>
                                                       ftop/cp/wci_reqF_5_q_0_30
    SLICE_X52Y169.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_5_MData<30>
    SLICE_X52Y169.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<30>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.290ns logic, 0.342ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.584 - 0.487)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y200.XQ     Tcko                  0.417   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X84Y202.BY     net (fanout=2)        0.350   ftop/cp/td<23>
    SLICE_X84Y202.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.287ns logic, 0.350ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_18 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.537 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_18 to ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y124.YQ     Tcko                  0.477   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_18
    SLICE_X42Y127.BY     net (fanout=2)        0.315   ftop/cp_wci_Vm_10_MData<18>
    SLICE_X42Y127.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.347ns logic, 0.315ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (0.584 - 0.487)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y200.XQ     Tcko                  0.417   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X84Y202.BY     net (fanout=2)        0.350   ftop/cp/td<23>
    SLICE_X84Y202.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.288ns logic, 0.350ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_18 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.537 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_18 to ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y124.YQ     Tcko                  0.477   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_18
    SLICE_X42Y127.BY     net (fanout=2)        0.315   ftop/cp_wci_Vm_10_MData<18>
    SLICE_X42Y127.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<18>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr19.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.348ns logic, 0.315ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_2 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.506 - 0.434)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_2 to ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y160.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_2
    SLICE_X56Y161.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<2>
    SLICE_X56Y161.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_2 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.506 - 0.434)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_2 to ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y160.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_5_q_0_2
    SLICE_X56Y161.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<2>
    SLICE_X56Y161.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_19 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.516 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_19 to ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y124.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_19
    SLICE_X42Y124.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<19>
    SLICE_X42Y124.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.287ns logic, 0.371ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_10_q_0_19 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.516 - 0.416)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_10_q_0_19 to ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y124.XQ     Tcko                  0.417   ftop/cp_wci_Vm_10_MData<19>
                                                       ftop/cp/wci_reqF_10_q_0_19
    SLICE_X42Y124.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_10_MData<19>
    SLICE_X42Y124.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<19>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr20.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.288ns logic, 0.371ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_24 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.356 - 0.245)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_24 to ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y171.YQ     Tcko                  0.477   ftop/cp_wci_Vm_11_MData<25>
                                                       ftop/cp/wci_reqF_11_q_0_24
    SLICE_X88Y171.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_11_MData<24>
    SLICE_X88Y171.CLK    Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_24 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.674ns (Levels of Logic = 1)
  Clock Path Skew:      0.111ns (0.356 - 0.245)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_24 to ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y171.YQ     Tcko                  0.477   ftop/cp_wci_Vm_11_MData<25>
                                                       ftop/cp/wci_reqF_11_q_0_24
    SLICE_X88Y171.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_11_MData<24>
    SLICE_X88Y171.CLK    Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<24>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.674ns (0.348ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.111 - 0.079)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y161.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X52Y163.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X52Y163.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.287ns logic, 0.318ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.111 - 0.079)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y161.XQ     Tcko                  0.417   ftop/cp_wci_Vm_5_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X52Y163.BY     net (fanout=2)        0.318   ftop/cp_wci_Vm_5_MData<25>
    SLICE_X52Y163.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.288ns logic, 0.318ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_27 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.114 - 0.097)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_27 to ftop/cap0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y166.XQ     Tcko                  0.396   ftop/cp_wci_Vm_11_MData<27>
                                                       ftop/cp/wci_reqF_11_q_0_27
    SLICE_X88Y166.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_11_MData<27>
    SLICE_X88Y166.CLK    Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_27 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.114 - 0.097)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_27 to ftop/cap0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y166.XQ     Tcko                  0.396   ftop/cp_wci_Vm_11_MData<27>
                                                       ftop/cp/wci_reqF_11_q_0_27
    SLICE_X88Y166.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_11_MData<27>
    SLICE_X88Y166.CLK    Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<27>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_12 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (0.094 - 0.075)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_12 to ftop/cap0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y170.YQ     Tcko                  0.419   ftop/cp_wci_Vm_11_MData<13>
                                                       ftop/cp/wci_reqF_11_q_0_12
    SLICE_X88Y168.BY     net (fanout=2)        0.309   ftop/cp_wci_Vm_11_MData<12>
    SLICE_X88Y168.CLK    Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.289ns logic, 0.309ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_5 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.038 - 0.041)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_5 to ftop/cap0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y158.XQ     Tcko                  0.396   ftop/cp_wci_Vm_11_MData<5>
                                                       ftop/cp/wci_reqF_11_q_0_5
    SLICE_X86Y157.BY     net (fanout=2)        0.310   ftop/cp_wci_Vm_11_MData<5>
    SLICE_X86Y157.CLK    Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.266ns logic, 0.310ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X92Y28.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_11/SR
  Location pin: SLICE_X92Y28.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X92Y28.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<11>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_10/SR
  Location pin: SLICE_X92Y28.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_13/SR
  Location pin: SLICE_X96Y24.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_13/SR
  Location pin: SLICE_X96Y24.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_12/SR
  Location pin: SLICE_X96Y24.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold<13>/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_12/SR
  Location pin: SLICE_X96Y24.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_13/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_16/SR
  Location pin: SLICE_X96Y22.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp_RST_N_wci_Vm_13/SR
  Logical resource: ftop/cp/wci_mReset_13/rstSync/reset_hold_16/SR
  Location pin: SLICE_X96Y22.SR
  Clock network: ftop/cp/wci_mReset_13/rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X110Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_3/SR
  Location pin: SLICE_X110Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X110Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_2/SR
  Location pin: SLICE_X110Y110.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF_dEMPTY_N/SR
  Logical resource: ftop/cp/timeServ_setRefF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y203.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF_dEMPTY_N/SR
  Logical resource: ftop/cp/timeServ_setRefF/dNotEmptyReg/SR
  Location pin: SLICE_X104Y203.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_2/SR
  Location pin: SLICE_X114Y113.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr<2>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dEnqPtr_2/SR
  Location pin: SLICE_X114Y113.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X110Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/dGDeqPtr1_0/SR
  Location pin: SLICE_X110Y111.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.943ns|            0|         2302|            2|      4329699|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.943ns|          N/A|         2302|            0|      4329699|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.978|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.427|         |    3.374|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.943|         |         |         |
sys0_clkp      |   17.943|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.943|         |         |         |
sys0_clkp      |   17.943|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3849  Score: 5965197  (Setup/Max: 5945983, Hold: 19214)

Constraints cover 4593658 paths, 0 nets, and 100060 connections

Design statistics:
   Minimum period:  17.943ns{1}   (Maximum frequency:  55.732MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 08:26:38 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 838 MB



