OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/24_05_19_15_00/tmp/floorplan/4-io.odb'…
define_corners Typical
read_liberty -corner Typical /Users/marwan/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/Users/marwan/work/caravel_user_mpc/openlane/user_project/base_user_project.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 30
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting clock latency range: 4.5 : 6
[INFO]: Setting clock transition: 0.6
[INFO TAP-0004] Inserted 1160 endcaps.
[INFO TAP-0005] Inserted 28809 tapcells.
Writing OpenROAD database to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/24_05_19_15_00/tmp/floorplan/5-tapcell.odb'…
Writing layout to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/24_05_19_15_00/tmp/floorplan/5-tapcell.def'…
