Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun  9 15:35:42 2020
| Host         : patricknaughton01 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[100]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[101]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[102]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[103]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[104]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[105]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[106]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[107]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[108]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[109]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[10]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[110]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[111]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[112]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[113]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[114]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[115]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[116]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[117]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[118]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[119]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[11]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[120]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[121]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[122]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[123]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[124]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[125]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[126]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[127]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[12]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[13]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[15]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[16]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[17]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[18]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[19]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[1]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[20]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[21]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[22]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[23]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[24]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[25]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[26]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[27]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[28]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[29]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[30]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[31]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[32]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[33]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[34]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[35]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[36]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[37]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[38]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[39]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[3]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[40]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[41]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[42]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[43]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[44]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[45]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[46]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[47]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[48]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[49]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[4]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[50]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[51]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[52]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[53]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[54]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[55]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[56]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[57]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[58]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[59]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[5]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[60]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[61]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[62]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[63]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[64]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[65]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[66]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[67]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[68]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[69]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[6]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[70]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[71]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[72]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[73]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[74]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[75]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[76]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[77]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[78]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[79]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[7]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[80]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[81]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[82]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[83]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[84]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[85]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[86]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[87]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[88]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[89]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[8]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[90]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[91]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[92]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[93]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[94]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[95]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[96]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[97]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[98]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[99]_rep/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: design_1_i/top_0/inst/virusEnQ_reg[9]_rep/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 16384 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.723   -11958.028                   5449                15345        0.012        0.000                      0                15345        3.000        0.000                       0                  2849  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             -38.723   -11855.662                   5304                14483        0.012        0.000                      0                14483        3.750        0.000                       0                  2555  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -0.258       -0.566                      4                  575        0.067        0.000                      0                  575        4.500        0.000                       0                   290  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -1.772     -102.351                    144                  862        0.038        0.000                      0                  862  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         5304  Failing Endpoints,  Worst Slack      -38.723ns,  Total Violation   -11855.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.723ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[60]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.060ns  (logic 15.923ns (34.570%)  route 30.137ns (65.430%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.854ns
    Time borrowed from endpoint:      4.854ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.593 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    45.510    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    46.060 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[3]
                         net (fo=1, routed)           0.000    46.060    design_1_i/top_0/inst/tdc1/delay_bufs[60]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[60]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                4.854     7.337    
  -------------------------------------------------------------------
                         required time                          7.337    
                         arrival time                         -46.060    
  -------------------------------------------------------------------
                         slack                                -38.723    

Slack (VIOLATED) :        -38.493ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[59]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        46.074ns  (logic 15.937ns (34.590%)  route 30.137ns (65.410%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.593 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    45.510    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    46.074 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[2]
                         net (fo=1, routed)           0.000    46.074    design_1_i/top_0/inst/tdc1/delay_bufs[59]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[59]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.098     7.581    
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -46.074    
  -------------------------------------------------------------------
                         slack                                -38.493    

Slack (VIOLATED) :        -38.417ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[58]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.998ns  (logic 15.861ns (34.482%)  route 30.137ns (65.518%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.593 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    45.510    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    45.998 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[1]
                         net (fo=1, routed)           0.000    45.998    design_1_i/top_0/inst/tdc1/delay_bufs[58]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[58]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.098     7.581    
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -45.998    
  -------------------------------------------------------------------
                         slack                                -38.417    

Slack (VIOLATED) :        -38.322ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[57]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        45.903ns  (logic 15.766ns (34.347%)  route 30.137ns (65.653%))
  Logic Levels:           79  (BUFG=1 CARRY4=15 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.098ns
    Computed max time borrow:         5.098ns
    Time borrowed from endpoint:      5.098ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.944ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.593 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.916    45.510    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393    45.903 r  design_1_i/top_0/inst/tdc1/genblk2[14].delay_k/CO[0]
                         net (fo=1, routed)           0.000    45.903    design_1_i/top_0/inst/tdc1/delay_bufs[57]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X50Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[57]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.098     7.581    
  -------------------------------------------------------------------
                         required time                          7.581    
                         arrival time                         -45.903    
  -------------------------------------------------------------------
                         slack                                -38.322    

Slack (VIOLATED) :        -37.067ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[55]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.607ns  (logic 15.387ns (34.494%)  route 29.220ns (65.505%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    44.607 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[2]
                         net (fo=1, routed)           0.000    44.607    design_1_i/top_0/inst/tdc1/delay_bufs[55]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[55]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.057     7.540    
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                         -44.607    
  -------------------------------------------------------------------
                         slack                                -37.067    

Slack (VIOLATED) :        -36.992ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[54]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.532ns  (logic 15.312ns (34.384%)  route 29.220ns (65.616%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    44.532 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[1]
                         net (fo=1, routed)           0.000    44.532    design_1_i/top_0/inst/tdc1/delay_bufs[54]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[54]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.057     7.540    
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                         -44.532    
  -------------------------------------------------------------------
                         slack                                -36.992    

Slack (VIOLATED) :        -36.961ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[56]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.593ns  (logic 15.373ns (34.474%)  route 29.220ns (65.526%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.149ns
    Computed max time borrow:         5.149ns
    Time borrowed from endpoint:      5.149ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.995ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    44.593 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[3]
                         net (fo=2, routed)           0.000    44.593    design_1_i/top_0/inst/tdc1/delay_bufs[56]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[56]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.149     7.632    
  -------------------------------------------------------------------
                         required time                          7.632    
                         arrival time                         -44.593    
  -------------------------------------------------------------------
                         slack                                -36.961    

Slack (VIOLATED) :        -36.906ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[53]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        44.446ns  (logic 15.226ns (34.257%)  route 29.220ns (65.743%))
  Logic Levels:           78  (BUFG=1 CARRY4=14 LUT1=63)
  Clock Path Skew:        2.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    43.296 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[3]
                         net (fo=2, routed)           0.771    44.067    design_1_i/top_0/inst/tdc1/delay_bufs[52]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    44.446 r  design_1_i/top_0/inst/tdc1/genblk2[13].delay_k/CO[0]
                         net (fo=1, routed)           0.000    44.446    design_1_i/top_0/inst/tdc1/delay_bufs[53]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.458     2.637    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X51Y82         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[53]/G
                         clock pessimism              0.000     2.637    
                         clock uncertainty           -0.154     2.483    
                         time borrowed                5.057     7.540    
  -------------------------------------------------------------------
                         required time                          7.540    
                         arrival time                         -44.446    
  -------------------------------------------------------------------
                         slack                                -36.906    

Slack (VIOLATED) :        -35.772ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[51]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.310ns  (logic 14.861ns (34.313%)  route 28.449ns (65.687%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    43.310 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[2]
                         net (fo=1, routed)           0.000    43.310    design_1_i/top_0/inst/tdc1/delay_bufs[51]
    SLICE_X53Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.456     2.635    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[51]/G
                         clock pessimism              0.000     2.635    
                         clock uncertainty           -0.154     2.481    
                         time borrowed                5.057     7.538    
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                         -43.310    
  -------------------------------------------------------------------
                         slack                                -35.772    

Slack (VIOLATED) :        -35.697ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/tdc1/latches_reg[50]/D
                            (positive level-sensitive latch clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        43.235ns  (logic 14.786ns (34.199%)  route 28.449ns (65.801%))
  Logic Levels:           77  (BUFG=1 CARRY4=13 LUT1=63)
  Clock Path Skew:        2.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              5.000ns
    Library setup time:               0.057ns
    Computed max time borrow:         5.057ns
    Time borrowed from endpoint:      5.057ns
    Open edge uncertainty:           -0.154ns
    Time given to startpoint:         4.903ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        2.278     3.572    design_1_i/top_0/inst/tdc1/genblk1[1].init/in
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.696 f  design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     3.847    design_1_i/top_0/inst/tdc1/genblk1[1].init/tmp
    SLICE_X53Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  design_1_i/top_0/inst/tdc1/genblk1[1].init/out_INST_0/O
                         net (fo=1, routed)           0.348     4.319    design_1_i/top_0/inst/tdc1/genblk1[2].init/in
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161     4.604    design_1_i/top_0/inst/tdc1/genblk1[2].init/tmp
    SLICE_X52Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.728 r  design_1_i/top_0/inst/tdc1/genblk1[2].init/out_INST_0/O
                         net (fo=1, routed)           0.302     5.030    design_1_i/top_0/inst/tdc1/genblk1[3].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.154 f  design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285     5.439    design_1_i/top_0/inst/tdc1/genblk1[3].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.563 r  design_1_i/top_0/inst/tdc1/genblk1[3].init/out_INST_0/O
                         net (fo=1, routed)           0.149     5.712    design_1_i/top_0/inst/tdc1/genblk1[4].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.836 f  design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154     5.991    design_1_i/top_0/inst/tdc1/genblk1[4].init/tmp
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.115 r  design_1_i/top_0/inst/tdc1/genblk1[4].init/out_INST_0/O
                         net (fo=1, routed)           0.350     6.464    design_1_i/top_0/inst/tdc1/genblk1[5].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.588 f  design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162     6.750    design_1_i/top_0/inst/tdc1/genblk1[5].init/tmp
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     6.874 r  design_1_i/top_0/inst/tdc1/genblk1[5].init/out_INST_0/O
                         net (fo=1, routed)           0.171     7.045    design_1_i/top_0/inst/tdc1/genblk1[6].init/in
    SLICE_X50Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.169 f  design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.434     7.603    design_1_i/top_0/inst/tdc1/genblk1[6].init/tmp
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     7.727 r  design_1_i/top_0/inst/tdc1/genblk1[6].init/out_INST_0/O
                         net (fo=1, routed)           0.159     7.886    design_1_i/top_0/inst/tdc1/genblk1[7].init/in
    SLICE_X52Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.010 f  design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.444     8.454    design_1_i/top_0/inst/tdc1/genblk1[7].init/tmp
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     8.578 r  design_1_i/top_0/inst/tdc1/genblk1[7].init/out_INST_0/O
                         net (fo=1, routed)           0.294     8.872    design_1_i/top_0/inst/tdc1/genblk1[8].init/in
    SLICE_X51Y79         LUT1 (Prop_lut1_I0_O)        0.124     8.996 f  design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.284     9.280    design_1_i/top_0/inst/tdc1/genblk1[8].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124     9.404 r  design_1_i/top_0/inst/tdc1/genblk1[8].init/out_INST_0/O
                         net (fo=1, routed)           0.291     9.695    design_1_i/top_0/inst/tdc1/genblk1[9].init/in
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124     9.819 f  design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151     9.970    design_1_i/top_0/inst/tdc1/genblk1[9].init/tmp
    SLICE_X51Y78         LUT1 (Prop_lut1_I0_O)        0.124    10.094 r  design_1_i/top_0/inst/tdc1/genblk1[9].init/out_INST_0/O
                         net (fo=1, routed)           0.293    10.387    design_1_i/top_0/inst/tdc1/genblk1[10].init/in
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.511 f  design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    10.666    design_1_i/top_0/inst/tdc1/genblk1[10].init/tmp
    SLICE_X53Y79         LUT1 (Prop_lut1_I0_O)        0.124    10.790 r  design_1_i/top_0/inst/tdc1/genblk1[10].init/out_INST_0/O
                         net (fo=1, routed)           0.421    11.211    design_1_i/top_0/inst/tdc1/genblk1[11].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.161    11.496    design_1_i/top_0/inst/tdc1/genblk1[11].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    11.620 r  design_1_i/top_0/inst/tdc1/genblk1[11].init/out_INST_0/O
                         net (fo=1, routed)           0.280    11.900    design_1_i/top_0/inst/tdc1/genblk1[12].init/in
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.024 f  design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    12.185    design_1_i/top_0/inst/tdc1/genblk1[12].init/tmp
    SLICE_X52Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.309 r  design_1_i/top_0/inst/tdc1/genblk1[12].init/out_INST_0/O
                         net (fo=1, routed)           0.338    12.647    design_1_i/top_0/inst/tdc1/genblk1[13].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    12.771 f  design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    12.922    design_1_i/top_0/inst/tdc1/genblk1[13].init/tmp
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.046 r  design_1_i/top_0/inst/tdc1/genblk1[13].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.200    design_1_i/top_0/inst/tdc1/genblk1[14].init/in
    SLICE_X53Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.324 f  design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.285    13.609    design_1_i/top_0/inst/tdc1/genblk1[14].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    13.733 r  design_1_i/top_0/inst/tdc1/genblk1[14].init/out_INST_0/O
                         net (fo=1, routed)           0.154    13.887    design_1_i/top_0/inst/tdc1/genblk1[15].init/in
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.011 f  design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.263    14.274    design_1_i/top_0/inst/tdc1/genblk1[15].init/tmp
    SLICE_X51Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.398 r  design_1_i/top_0/inst/tdc1/genblk1[15].init/out_INST_0/O
                         net (fo=1, routed)           0.295    14.693    design_1_i/top_0/inst/tdc1/genblk1[16].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    14.817 f  design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.295    15.112    design_1_i/top_0/inst/tdc1/genblk1[16].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.236 r  design_1_i/top_0/inst/tdc1/genblk1[16].init/out_INST_0/O
                         net (fo=1, routed)           0.282    15.518    design_1_i/top_0/inst/tdc1/genblk1[17].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.642 f  design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    15.794    design_1_i/top_0/inst/tdc1/genblk1[17].init/tmp
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    15.918 r  design_1_i/top_0/inst/tdc1/genblk1[17].init/out_INST_0/O
                         net (fo=1, routed)           0.154    16.072    design_1_i/top_0/inst/tdc1/genblk1[18].init/in
    SLICE_X51Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.196 f  design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.291    16.487    design_1_i/top_0/inst/tdc1/genblk1[18].init/tmp
    SLICE_X52Y81         LUT1 (Prop_lut1_I0_O)        0.124    16.611 r  design_1_i/top_0/inst/tdc1/genblk1[18].init/out_INST_0/O
                         net (fo=1, routed)           0.376    16.987    design_1_i/top_0/inst/tdc1/genblk1[19].init/in
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.111 f  design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.154    17.265    design_1_i/top_0/inst/tdc1/genblk1[19].init/tmp
    SLICE_X55Y81         LUT1 (Prop_lut1_I0_O)        0.124    17.389 r  design_1_i/top_0/inst/tdc1/genblk1[19].init/out_INST_0/O
                         net (fo=1, routed)           0.306    17.695    design_1_i/top_0/inst/tdc1/genblk1[20].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    17.819 f  design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.303    18.122    design_1_i/top_0/inst/tdc1/genblk1[20].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.246 r  design_1_i/top_0/inst/tdc1/genblk1[20].init/out_INST_0/O
                         net (fo=1, routed)           0.162    18.408    design_1_i/top_0/inst/tdc1/genblk1[21].init/in
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.532 f  design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.171    18.703    design_1_i/top_0/inst/tdc1/genblk1[21].init/tmp
    SLICE_X54Y81         LUT1 (Prop_lut1_I0_O)        0.124    18.827 r  design_1_i/top_0/inst/tdc1/genblk1[21].init/out_INST_0/O
                         net (fo=1, routed)           0.350    19.177    design_1_i/top_0/inst/tdc1/genblk1[22].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    19.301 f  design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.322    19.624    design_1_i/top_0/inst/tdc1/genblk1[22].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    19.748 r  design_1_i/top_0/inst/tdc1/genblk1[22].init/out_INST_0/O
                         net (fo=1, routed)           0.158    19.906    design_1_i/top_0/inst/tdc1/genblk1[23].init/in
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.030 f  design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.162    20.192    design_1_i/top_0/inst/tdc1/genblk1[23].init/tmp
    SLICE_X56Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.316 r  design_1_i/top_0/inst/tdc1/genblk1[23].init/out_INST_0/O
                         net (fo=1, routed)           0.287    20.603    design_1_i/top_0/inst/tdc1/genblk1[24].init/in
    SLICE_X59Y81         LUT1 (Prop_lut1_I0_O)        0.124    20.727 f  design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.288    21.015    design_1_i/top_0/inst/tdc1/genblk1[24].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.139 r  design_1_i/top_0/inst/tdc1/genblk1[24].init/out_INST_0/O
                         net (fo=1, routed)           0.264    21.403    design_1_i/top_0/inst/tdc1/genblk1[25].init/in
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.527 f  design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.149    21.676    design_1_i/top_0/inst/tdc1/genblk1[25].init/tmp
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124    21.800 r  design_1_i/top_0/inst/tdc1/genblk1[25].init/out_INST_0/O
                         net (fo=1, routed)           0.292    22.093    design_1_i/top_0/inst/tdc1/genblk1[26].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.217 f  design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.283    22.500    design_1_i/top_0/inst/tdc1/genblk1[26].init/tmp
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.624 r  design_1_i/top_0/inst/tdc1/genblk1[26].init/out_INST_0/O
                         net (fo=1, routed)           0.149    22.773    design_1_i/top_0/inst/tdc1/genblk1[27].init/in
    SLICE_X59Y82         LUT1 (Prop_lut1_I0_O)        0.124    22.897 f  design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.289    23.186    design_1_i/top_0/inst/tdc1/genblk1[27].init/tmp
    SLICE_X59Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.310 r  design_1_i/top_0/inst/tdc1/genblk1[27].init/out_INST_0/O
                         net (fo=1, routed)           0.282    23.592    design_1_i/top_0/inst/tdc1/genblk1[28].init/in
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.716 f  design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    23.868    design_1_i/top_0/inst/tdc1/genblk1[28].init/tmp
    SLICE_X57Y83         LUT1 (Prop_lut1_I0_O)        0.124    23.992 r  design_1_i/top_0/inst/tdc1/genblk1[28].init/out_INST_0/O
                         net (fo=1, routed)           0.290    24.282    design_1_i/top_0/inst/tdc1/genblk1[29].init/in
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.406 f  design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.313    24.719    design_1_i/top_0/inst/tdc1/genblk1[29].init/tmp
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    24.843 r  design_1_i/top_0/inst/tdc1/genblk1[29].init/out_INST_0/O
                         net (fo=1, routed)           0.171    25.014    design_1_i/top_0/inst/tdc1/genblk1[30].init/in
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.138 f  design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.301    25.439    design_1_i/top_0/inst/tdc1/genblk1[30].init/tmp
    SLICE_X57Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.563 r  design_1_i/top_0/inst/tdc1/genblk1[30].init/out_INST_0/O
                         net (fo=1, routed)           0.300    25.863    design_1_i/top_0/inst/tdc1/genblk1[31].init/in
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    25.987 f  design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp_inferred_i_1/O
                         net (fo=1, routed)           0.151    26.138    design_1_i/top_0/inst/tdc1/genblk1[31].init/tmp
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.262 r  design_1_i/top_0/inst/tdc1/genblk1[31].init/out_INST_0/O
                         net (fo=1, routed)           0.154    26.416    design_1_i/top_0/inst/tdc1/initial_bufs[31]
    SLICE_X55Y82         LUT1 (Prop_lut1_I0_O)        0.124    26.540 r  design_1_i/top_0/inst/tdc1/initial_bufs_inst/O
                         net (fo=2, routed)           0.391    26.931    design_1_i/top_0/inst/tdc1/delay_bufs[0]
    SLICE_X54Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    27.481 r  design_1_i/top_0/inst/tdc1/genblk2[0].delay_k/CO[3]
                         net (fo=2, routed)           0.652    28.133    design_1_i/top_0/inst/tdc1/delay_bufs[4]
    SLICE_X54Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.683 r  design_1_i/top_0/inst/tdc1/genblk2[1].delay_k/CO[3]
                         net (fo=2, routed)           0.843    29.526    design_1_i/top_0/inst/tdc1/delay_bufs[8]
    SLICE_X55Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    30.052 r  design_1_i/top_0/inst/tdc1/genblk2[2].delay_k/CO[3]
                         net (fo=2, routed)           0.840    30.891    design_1_i/top_0/inst/tdc1/delay_bufs[12]
    SLICE_X54Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    31.441 r  design_1_i/top_0/inst/tdc1/genblk2[3].delay_k/CO[3]
                         net (fo=2, routed)           0.876    32.317    design_1_i/top_0/inst/tdc1/delay_bufs[16]
    SLICE_X51Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.843 r  design_1_i/top_0/inst/tdc1/genblk2[4].delay_k/CO[3]
                         net (fo=2, routed)           0.648    33.491    design_1_i/top_0/inst/tdc1/delay_bufs[20]
    SLICE_X53Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.017 r  design_1_i/top_0/inst/tdc1/genblk2[5].delay_k/CO[3]
                         net (fo=2, routed)           0.638    34.656    design_1_i/top_0/inst/tdc1/delay_bufs[24]
    SLICE_X53Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    35.182 r  design_1_i/top_0/inst/tdc1/genblk2[6].delay_k/CO[3]
                         net (fo=2, routed)           0.926    36.108    design_1_i/top_0/inst/tdc1/delay_bufs[28]
    SLICE_X52Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    36.634 r  design_1_i/top_0/inst/tdc1/genblk2[7].delay_k/CO[3]
                         net (fo=2, routed)           0.634    37.268    design_1_i/top_0/inst/tdc1/delay_bufs[32]
    SLICE_X51Y85         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    37.794 r  design_1_i/top_0/inst/tdc1/genblk2[8].delay_k/CO[3]
                         net (fo=2, routed)           0.779    38.573    design_1_i/top_0/inst/tdc1/delay_bufs[36]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    39.099 r  design_1_i/top_0/inst/tdc1/genblk2[9].delay_k/CO[3]
                         net (fo=2, routed)           0.799    39.898    design_1_i/top_0/inst/tdc1/delay_bufs[40]
    SLICE_X50Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    40.448 r  design_1_i/top_0/inst/tdc1/genblk2[10].delay_k/CO[3]
                         net (fo=2, routed)           0.965    41.413    design_1_i/top_0/inst/tdc1/delay_bufs[44]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    41.939 r  design_1_i/top_0/inst/tdc1/genblk2[11].delay_k/CO[3]
                         net (fo=2, routed)           0.831    42.770    design_1_i/top_0/inst/tdc1/delay_bufs[48]
    SLICE_X53Y81         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    43.235 r  design_1_i/top_0/inst/tdc1/genblk2[12].delay_k/CO[1]
                         net (fo=1, routed)           0.000    43.235    design_1_i/top_0/inst/tdc1/delay_bufs[50]
    SLICE_X53Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.456     2.635    design_1_i/top_0/inst/tdc1/initial_bufs[0]
    SLICE_X53Y81         LDCE                                         r  design_1_i/top_0/inst/tdc1/latches_reg[50]/G
                         clock pessimism              0.000     2.635    
                         clock uncertainty           -0.154     2.481    
                         time borrowed                5.057     7.538    
  -------------------------------------------------------------------
                         required time                          7.538    
                         arrival time                         -43.235    
  -------------------------------------------------------------------
                         slack                                -35.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.737%)  route 0.154ns (52.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.154     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.197%)  route 0.314ns (62.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          0.314     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg_0
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.413 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[3]_i_1/O
                         net (fo=7, routed)           0.000     1.413    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/D[3]
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.237%)  route 0.178ns (55.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.178     1.314    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.078     1.254    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.123%)  route 0.315ns (62.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          0.315     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X31Y103        LUT6 (Prop_lut6_I4_O)        0.045     1.414 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1__0/O
                         net (fo=1, routed)           0.000     1.414    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_2
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.261    
    SLICE_X31Y103        FDRE (Hold_fdre_C_D)         0.091     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.933%)  route 0.180ns (56.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.180     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.219     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.078     0.987    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.102     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.658     0.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.128     1.122 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.181    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.289     1.007    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.062    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.300     0.909    
    SLICE_X27Y93         FDRE (Hold_fdre_C_D)         0.076     0.985    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y83    design_1_i/top_0/inst/meanQ_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y81    design_1_i/top_0/inst/meanQ_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y82    design_1_i/top_0/inst/meanQ_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y83    design_1_i/top_0/inst/meanQ_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y82    design_1_i/top_0/inst/meanQ_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y82    design_1_i/top_0/inst/meanQ_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y83    design_1_i/top_0/inst/meanQ_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y82    design_1_i/top_0/inst/meanQ_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y83    design_1_i/top_0/inst/meanQ_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y67    design_1_i/top_0/inst/ram1/ram_reg_0_255_3_3/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y82    design_1_i/top_0/inst/ram1/ram_reg_1024_1279_6_6/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y59    design_1_i/top_0/inst/ram1/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y77    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y77    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y77    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y77    design_1_i/top_0/inst/ram1/ram_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y71    design_1_i/top_0/inst/ram1/ram_reg_0_255_5_5/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.258ns,  Total Violation       -0.566ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.181ns  (logic 2.672ns (26.246%)  route 7.509ns (73.754%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.398    11.212    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X50Y108        LUT4 (Prop_lut4_I1_O)        0.124    11.336 r  design_1_i/top_0/inst/virusEnQ[67]_i_1/O
                         net (fo=1, routed)           0.490    11.827    design_1_i/top_0/inst/virusEnQ[67]_i_1_n_0
    SLICE_X50Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[67]/C
                         clock pessimism              0.014    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X50Y108        FDRE (Setup_fdre_C_D)       -0.016    11.569    design_1_i/top_0/inst/virusEnQ_reg[67]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                 -0.258    

Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[72]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 2.697ns (27.139%)  route 7.241ns (72.861%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.716ns = ( 11.716 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         3.918    10.732    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y106        LUT4 (Prop_lut4_I1_O)        0.149    10.881 r  design_1_i/top_0/inst/virusEnQ[72]_rep_i_1/O
                         net (fo=1, routed)           0.702    11.584    design_1_i/top_0/inst/virusEnQ[72]_rep_i_1_n_0
    SLICE_X54Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[72]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.713    11.716    design_1_i/top_0/inst/clk2
    SLICE_X54Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[72]_rep/C
                         clock pessimism              0.014    11.730    
                         clock uncertainty           -0.074    11.656    
    SLICE_X54Y105        FDRE (Setup_fdre_C_D)       -0.239    11.417    design_1_i/top_0/inst/virusEnQ_reg[72]_rep
  -------------------------------------------------------------------
                         required time                         11.417    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 2.672ns (26.445%)  route 7.432ns (73.555%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.044    10.858    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I1_O)        0.124    10.982 r  design_1_i/top_0/inst/virusEnQ[93]_i_1/O
                         net (fo=1, routed)           0.768    11.750    design_1_i/top_0/inst/virusEnQ[93]_i_1_n_0
    SLICE_X54Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.712    11.715    design_1_i/top_0/inst/clk2
    SLICE_X54Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[93]/C
                         clock pessimism              0.014    11.729    
                         clock uncertainty           -0.074    11.655    
    SLICE_X54Y108        FDRE (Setup_fdre_C_D)       -0.031    11.624    design_1_i/top_0/inst/virusEnQ_reg[93]
  -------------------------------------------------------------------
                         required time                         11.624    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 2.672ns (27.068%)  route 7.200ns (72.932%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.200    11.014    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    11.138 r  design_1_i/top_0/inst/virusEnQ[85]_i_1/O
                         net (fo=1, routed)           0.379    11.518    design_1_i/top_0/inst/virusEnQ[85]_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)       -0.081    11.503    design_1_i/top_0/inst/virusEnQ_reg[85]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                         -11.518    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[97]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.873ns  (logic 2.672ns (27.063%)  route 7.201ns (72.937%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.202    11.016    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    11.140 r  design_1_i/top_0/inst/virusEnQ[97]_rep_i_1/O
                         net (fo=1, routed)           0.379    11.519    design_1_i/top_0/inst/virusEnQ[97]_rep_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[97]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)       -0.061    11.523    design_1_i/top_0/inst/virusEnQ_reg[97]_rep
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.857ns  (logic 2.672ns (27.108%)  route 7.185ns (72.892%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         3.996    10.810    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X53Y112        LUT4 (Prop_lut4_I1_O)        0.124    10.934 r  design_1_i/top_0/inst/virusEnQ[91]_i_1/O
                         net (fo=1, routed)           0.568    11.503    design_1_i/top_0/inst/virusEnQ[91]_i_1_n_0
    SLICE_X53Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.639    11.642    design_1_i/top_0/inst/clk2
    SLICE_X53Y112        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]/C
                         clock pessimism              0.014    11.656    
                         clock uncertainty           -0.074    11.582    
    SLICE_X53Y112        FDRE (Setup_fdre_C_D)       -0.062    11.520    design_1_i/top_0/inst/virusEnQ_reg[91]
  -------------------------------------------------------------------
                         required time                         11.520    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[84]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.870ns  (logic 2.672ns (27.071%)  route 7.198ns (72.929%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.199    11.013    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y110        LUT4 (Prop_lut4_I1_O)        0.124    11.137 r  design_1_i/top_0/inst/virusEnQ[84]_rep_i_1/O
                         net (fo=1, routed)           0.379    11.516    design_1_i/top_0/inst/virusEnQ[84]_rep_i_1_n_0
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[84]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X51Y110        FDRE (Setup_fdre_C_D)       -0.047    11.537    design_1_i/top_0/inst/virusEnQ_reg[84]_rep
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                         -11.516    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.984ns  (logic 2.672ns (26.762%)  route 7.312ns (73.238%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.692    11.506    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X50Y107        LUT4 (Prop_lut4_I1_O)        0.124    11.630 r  design_1_i/top_0/inst/virusEnQ[94]_i_1/O
                         net (fo=1, routed)           0.000    11.630    design_1_i/top_0/inst/virusEnQ[94]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]/C
                         clock pessimism              0.014    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X50Y107        FDRE (Setup_fdre_C_D)        0.081    11.666    design_1_i/top_0/inst/virusEnQ_reg[94]
  -------------------------------------------------------------------
                         required time                         11.666    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[111]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.875ns  (logic 2.672ns (27.058%)  route 7.203ns (72.942%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.583    11.397    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X52Y110        LUT4 (Prop_lut4_I1_O)        0.124    11.521 r  design_1_i/top_0/inst/virusEnQ[111]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.521    design_1_i/top_0/inst/virusEnQ[111]_rep_i_1_n_0
    SLICE_X52Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.641    11.644    design_1_i/top_0/inst/clk2
    SLICE_X52Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[111]_rep/C
                         clock pessimism              0.014    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)        0.029    11.613    design_1_i/top_0/inst/virusEnQ_reg[111]_rep
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[80]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.672ns (27.307%)  route 7.113ns (72.693%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.643     1.646    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           1.372     3.474    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X55Y100        LUT3 (Prop_lut3_I0_O)        0.124     3.598 r  design_1_i/top_0/inst/virusEnQ[127]_i_259/O
                         net (fo=1, routed)           0.000     3.598    design_1_i/top_0/inst/virusEnQ[127]_i_259_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.999 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_245/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/top_0/inst/virusEnQ_reg[127]_i_245_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.113 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_231/CO[3]
                         net (fo=1, routed)           0.000     4.113    design_1_i/top_0/inst/virusEnQ_reg[127]_i_231_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.227 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_217/CO[3]
                         net (fo=1, routed)           0.000     4.227    design_1_i/top_0/inst/virusEnQ_reg[127]_i_217_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_203/CO[3]
                         net (fo=1, routed)           0.000     4.341    design_1_i/top_0/inst/virusEnQ_reg[127]_i_203_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.455 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_184/CO[3]
                         net (fo=1, routed)           0.000     4.455    design_1_i/top_0/inst/virusEnQ_reg[127]_i_184_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.569 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_165/CO[3]
                         net (fo=1, routed)           0.000     4.569    design_1_i/top_0/inst/virusEnQ_reg[127]_i_165_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.683 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.683    design_1_i/top_0/inst/virusEnQ_reg[127]_i_142_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_106/CO[3]
                         net (fo=1, routed)           0.000     4.797    design_1_i/top_0/inst/virusEnQ_reg[127]_i_106_n_0
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.911    design_1_i/top_0/inst/virusEnQ_reg[127]_i_65_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  design_1_i/top_0/inst/virusEnQ_reg[127]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.025    design_1_i/top_0/inst/virusEnQ_reg[127]_i_35_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.253 f  design_1_i/top_0/inst/virusEnQ_reg[127]_i_11/CO[2]
                         net (fo=1, routed)           1.248     6.501    design_1_i/top_0/inst/virusEnD1
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.313     6.814 r  design_1_i/top_0/inst/virusEnQ[127]_i_5/O
                         net (fo=253, routed)         4.114    10.928    design_1_i/top_0/inst/virusEnQ[127]_i_5_n_0
    SLICE_X51Y108        LUT4 (Prop_lut4_I1_O)        0.124    11.052 r  design_1_i/top_0/inst/virusEnQ[80]_rep_i_1/O
                         net (fo=1, routed)           0.379    11.431    design_1_i/top_0/inst/virusEnQ[80]_rep_i_1_n_0
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[80]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.642    11.645    design_1_i/top_0/inst/clk2
    SLICE_X51Y108        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[80]_rep/C
                         clock pessimism              0.014    11.659    
                         clock uncertainty           -0.074    11.585    
    SLICE_X51Y108        FDRE (Setup_fdre_C_D)       -0.047    11.538    design_1_i/top_0/inst/virusEnQ_reg[80]_rep
  -------------------------------------------------------------------
                         required time                         11.538    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  0.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[35]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.129%)  route 0.185ns (49.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X59Y102        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.141     0.805 r  design_1_i/top_0/inst/virusEnQ_reg[34]/Q
                         net (fo=257, routed)         0.185     0.990    design_1_i/top_0/inst/virusEnQ[34]
    SLICE_X58Y99         LUT4 (Prop_lut4_I0_O)        0.045     1.035 r  design_1_i/top_0/inst/virusEnQ[35]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.035    design_1_i/top_0/inst/virusEnQ[35]_rep_i_1_n_0
    SLICE_X58Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[35]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X58Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[35]_rep/C
                         clock pessimism             -0.005     0.847    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.121     0.968    design_1_i/top_0/inst/virusEnQ_reg[35]_rep
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[29]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.385%)  route 0.155ns (40.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X57Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.128     0.792 r  design_1_i/top_0/inst/virusEnQ_reg[28]/Q
                         net (fo=257, routed)         0.155     0.947    design_1_i/top_0/inst/virusEnQ[28]
    SLICE_X58Y99         LUT4 (Prop_lut4_I0_O)        0.098     1.045 r  design_1_i/top_0/inst/virusEnQ[29]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.045    design_1_i/top_0/inst/virusEnQ[29]_rep_i_1_n_0
    SLICE_X58Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X58Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[29]_rep/C
                         clock pessimism             -0.005     0.847    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.121     0.968    design_1_i/top_0/inst/virusEnQ_reg[29]_rep
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.249%)  route 0.357ns (65.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.580     0.582    design_1_i/top_0/inst/clk2
    SLICE_X57Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  design_1_i/top_0/inst/virusEnQ_reg[27]_rep/Q
                         net (fo=257, routed)         0.241     0.964    design_1_i/top_0/inst/virusEnQ_reg[27]_rep_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.009 r  design_1_i/top_0/inst/virusEnQ[28]_i_1/O
                         net (fo=1, routed)           0.116     1.125    design_1_i/top_0/inst/virusEnQ[28]_i_1_n_0
    SLICE_X57Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.936     0.938    design_1_i/top_0/inst/clk2
    SLICE_X57Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[28]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.076     1.009    design_1_i/top_0/inst/virusEnQ_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[86]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.714%)  route 0.093ns (33.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.634     0.636    design_1_i/top_0/inst/clk2
    SLICE_X51Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/top_0/inst/virusEnQ_reg[85]/Q
                         net (fo=257, routed)         0.093     0.870    design_1_i/top_0/inst/virusEnQ[85]
    SLICE_X50Y110        LUT4 (Prop_lut4_I0_O)        0.045     0.915 r  design_1_i/top_0/inst/virusEnQ[86]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/top_0/inst/virusEnQ[86]_rep_i_1_n_0
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[86]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.906     0.908    design_1_i/top_0/inst/clk2
    SLICE_X50Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[86]_rep/C
                         clock pessimism             -0.259     0.649    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.121     0.770    design_1_i/top_0/inst/virusEnQ_reg[86]_rep
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[77]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.660     0.662    design_1_i/top_0/inst/clk2
    SLICE_X57Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[77]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/top_0/inst/virusEnQ_reg[77]_rep/Q
                         net (fo=4, routed)           0.071     0.874    design_1_i/top_0/inst/virusEnQ_reg[77]_rep_n_0
    SLICE_X56Y107        LUT4 (Prop_lut4_I0_O)        0.045     0.919 r  design_1_i/top_0/inst/virusEnQ[78]_i_1/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/top_0/inst/virusEnQ[78]_i_1_n_0
    SLICE_X56Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.934     0.936    design_1_i/top_0/inst/clk2
    SLICE_X56Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[78]/C
                         clock pessimism             -0.261     0.675    
    SLICE_X56Y107        FDRE (Hold_fdre_C_D)         0.091     0.766    design_1_i/top_0/inst/virusEnQ_reg[78]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X56Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[57]/Q
                         net (fo=5, routed)           0.077     0.881    design_1_i/top_0/inst/virusEnQ[57]
    SLICE_X57Y104        LUT4 (Prop_lut4_I0_O)        0.045     0.926 r  design_1_i/top_0/inst/virusEnQ[58]_i_1/O
                         net (fo=1, routed)           0.000     0.926    design_1_i/top_0/inst/virusEnQ[58]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X57Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[58]/C
                         clock pessimism             -0.261     0.676    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.091     0.767    design_1_i/top_0/inst/virusEnQ_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[50]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.192%)  route 0.083ns (30.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X57Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[50]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[50]_rep/Q
                         net (fo=4, routed)           0.083     0.887    design_1_i/top_0/inst/virusEnQ_reg[50]_rep_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.045     0.932 r  design_1_i/top_0/inst/virusEnQ[51]_i_1/O
                         net (fo=1, routed)           0.000     0.932    design_1_i/top_0/inst/virusEnQ[51]_i_1_n_0
    SLICE_X56Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X56Y103        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[51]/C
                         clock pessimism             -0.261     0.676    
    SLICE_X56Y103        FDRE (Hold_fdre_C_D)         0.091     0.767    design_1_i/top_0/inst/virusEnQ_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[71]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.717%)  route 0.125ns (40.283%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.661     0.663    design_1_i/top_0/inst/clk2
    SLICE_X56Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[71]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  design_1_i/top_0/inst/virusEnQ_reg[71]_rep/Q
                         net (fo=4, routed)           0.125     0.930    design_1_i/top_0/inst/virusEnQ_reg[71]_rep_n_0
    SLICE_X58Y106        LUT4 (Prop_lut4_I0_O)        0.045     0.975 r  design_1_i/top_0/inst/virusEnQ[72]_i_1/O
                         net (fo=1, routed)           0.000     0.975    design_1_i/top_0/inst/virusEnQ[72]_i_1_n_0
    SLICE_X58Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X58Y106        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[72]/C
                         clock pessimism             -0.258     0.679    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.120     0.799    design_1_i/top_0/inst/virusEnQ_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.226ns (48.800%)  route 0.237ns (51.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.664ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.662     0.664    design_1_i/top_0/inst/clk2
    SLICE_X56Y100        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.128     0.792 r  design_1_i/top_0/inst/virusEnQ_reg[24]/Q
                         net (fo=257, routed)         0.237     1.029    design_1_i/top_0/inst/virusEnQ[24]
    SLICE_X57Y98         LUT4 (Prop_lut4_I0_O)        0.098     1.127 r  design_1_i/top_0/inst/virusEnQ[25]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.127    design_1_i/top_0/inst/virusEnQ[25]_rep_i_1_n_0
    SLICE_X57Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.850     0.852    design_1_i/top_0/inst/clk2
    SLICE_X57Y98         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[25]_rep/C
                         clock pessimism             -0.005     0.847    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.092     0.939    design_1_i/top_0/inst/virusEnQ_reg[25]_rep
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusEnQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[12]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.555     0.557    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/top_0/inst/virusEnQ_reg[11]/Q
                         net (fo=4, routed)           0.109     0.807    design_1_i/top_0/inst/virusEnQ[11]
    SLICE_X52Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.852 r  design_1_i/top_0/inst/virusEnQ[12]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.852    design_1_i/top_0/inst/virusEnQ[12]_rep_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[12]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X52Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[12]_rep/C
                         clock pessimism             -0.255     0.570    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091     0.661    design_1_i/top_0/inst/virusEnQ_reg[12]_rep
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y98     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y99     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y102    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y99     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y98     design_1_i/top_0/inst/virusCounterQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y99     design_1_i/top_0/inst/virusCounterQ_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y102    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y99     design_1_i/top_0/inst/virusCounterQ_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y99     design_1_i/top_0/inst/virusCounterQ_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y98     design_1_i/top_0/inst/virusCounterQ_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y102    design_1_i/top_0/inst/virusCounterQ_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y102    design_1_i/top_0/inst/virusCounterQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y100    design_1_i/top_0/inst/virusCounterQ_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y102    design_1_i/top_0/inst/virusCounterQ_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y102    design_1_i/top_0/inst/virusCounterQ_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :          144  Failing Endpoints,  Worst Slack       -1.772ns,  Total Violation     -102.351ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.703    12.737    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[11]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[11]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.703    12.737    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[13]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[13]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.703    12.737    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[14]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[14]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.703    12.737    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[15]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[15]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.703    12.737    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[19]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[19]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.772ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 0.580ns (6.082%)  route 8.956ns (93.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.703    12.737    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y100        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[21]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y100        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[21]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 -1.772    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 0.580ns (6.105%)  route 8.920ns (93.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.668    12.701    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[27]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X45Y101        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[27]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.500ns  (logic 0.580ns (6.105%)  route 8.920ns (93.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.668    12.701    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X45Y101        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[7]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X45Y101        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[7]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 0.580ns (6.312%)  route 8.609ns (93.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.356    12.390    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[12]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y102        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[12]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 -1.426    

Slack (VIOLATED) :        -1.426ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusCounterQ_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 0.580ns (6.312%)  route 8.609ns (93.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 11.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.907     3.201    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X61Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     3.657 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.252     4.909    design_1_i/top_0/inst/tdc1/S_AXI_ARESETN
    SLICE_X35Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.033 r  design_1_i/top_0/inst/tdc1/FSM_sequential_state[1]_i_1/O
                         net (fo=1088, routed)        7.356    12.390    design_1_i/top_0/inst/tdc1_n_158
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        1.612    11.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         1.656    11.659    design_1_i/top_0/inst/clk2
    SLICE_X44Y102        FDRE                                         r  design_1_i/top_0/inst/virusCounterQ_reg[22]/C
                         clock pessimism              0.000    11.659    
                         clock uncertainty           -0.266    11.393    
    SLICE_X44Y102        FDRE (Setup_fdre_C_R)       -0.429    10.964    design_1_i/top_0/inst/virusCounterQ_reg[22]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                 -1.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y97         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/top_0/inst/virusMaskQ_reg[0]/Q
                         net (fo=5, routed)           0.174     1.204    design_1_i/top_0/inst/virusMaskQ[0]
    SLICE_X50Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.249 r  design_1_i/top_0/inst/virusEnQ[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.249    design_1_i/top_0/inst/virusEnQ[0]_rep_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X50Y97         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[0]_rep/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.266     1.091    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.120     1.211    design_1_i/top_0/inst/virusEnQ_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.711%)  route 0.166ns (44.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X50Y106        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/top_0/inst/virusMaskQ_reg[94]/Q
                         net (fo=5, routed)           0.166     1.300    design_1_i/top_0/inst/virusMaskQ[94]
    SLICE_X50Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.345 r  design_1_i/top_0/inst/virusEnQ[94]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/top_0/inst/virusEnQ[94]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X50Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[94]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/top_0/inst/virusEnQ_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.539%)  route 0.161ns (46.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.553     0.889    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y98         FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/top_0/inst/virusMaskQ_reg[11]/Q
                         net (fo=5, routed)           0.161     1.191    design_1_i/top_0/inst/virusMaskQ[11]
    SLICE_X53Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.236 r  design_1_i/top_0/inst/virusEnQ[11]_i_1/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/top_0/inst/virusEnQ[11]_i_1_n_0
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.823     0.825    design_1_i/top_0/inst/clk2
    SLICE_X53Y99         FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[11]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.266     1.091    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.091     1.182    design_1_i/top_0/inst/virusEnQ_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[104]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.667%)  route 0.167ns (47.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.633     0.969    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X52Y107        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/top_0/inst/virusMaskQ_reg[104]/Q
                         net (fo=5, routed)           0.167     1.277    design_1_i/top_0/inst/virusMaskQ[104]
    SLICE_X53Y109        LUT4 (Prop_lut4_I2_O)        0.045     1.322 r  design_1_i/top_0/inst/virusEnQ[104]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/top_0/inst/virusEnQ[104]_rep_i_1_n_0
    SLICE_X53Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[104]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X53Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[104]_rep/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/top_0/inst/virusEnQ_reg[104]_rep
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[91]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.051%)  route 0.171ns (47.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.633     0.969    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X53Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/top_0/inst/virusMaskQ_reg[91]/Q
                         net (fo=5, routed)           0.171     1.281    design_1_i/top_0/inst/virusMaskQ[91]
    SLICE_X53Y109        LUT4 (Prop_lut4_I2_O)        0.045     1.326 r  design_1_i/top_0/inst/virusEnQ[91]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/top_0/inst/virusEnQ[91]_rep_i_1_n_0
    SLICE_X53Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X53Y109        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[91]_rep/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X53Y109        FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/top_0/inst/virusEnQ_reg[91]_rep
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.871%)  route 0.180ns (49.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y103        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y103        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/top_0/inst/virusMaskQ_reg[68]/Q
                         net (fo=5, routed)           0.180     1.291    design_1_i/top_0/inst/virusMaskQ[68]
    SLICE_X53Y105        LUT4 (Prop_lut4_I2_O)        0.045     1.336 r  design_1_i/top_0/inst/virusEnQ[68]_i_1/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/top_0/inst/virusEnQ[68]_i_1_n_0
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.908     0.910    design_1_i/top_0/inst/clk2
    SLICE_X53Y105        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[68]/C
                         clock pessimism              0.000     0.910    
                         clock uncertainty            0.266     1.176    
    SLICE_X53Y105        FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/top_0/inst/virusEnQ_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.688%)  route 0.181ns (49.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.935ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.658     0.994    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X56Y108        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y108        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/top_0/inst/virusMaskQ_reg[105]/Q
                         net (fo=5, routed)           0.181     1.316    design_1_i/top_0/inst/virusMaskQ[105]
    SLICE_X56Y110        LUT4 (Prop_lut4_I2_O)        0.045     1.361 r  design_1_i/top_0/inst/virusEnQ[105]_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/top_0/inst/virusEnQ[105]_i_1_n_0
    SLICE_X56Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.933     0.935    design_1_i/top_0/inst/clk2
    SLICE_X56Y110        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[105]/C
                         clock pessimism              0.000     0.935    
                         clock uncertainty            0.266     1.201    
    SLICE_X56Y110        FDRE (Hold_fdre_C_D)         0.091     1.292    design_1_i/top_0/inst/virusEnQ_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[63]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.659     0.995    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X57Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/top_0/inst/virusMaskQ_reg[63]/Q
                         net (fo=5, routed)           0.183     1.319    design_1_i/top_0/inst/virusMaskQ[63]
    SLICE_X56Y104        LUT4 (Prop_lut4_I2_O)        0.045     1.364 r  design_1_i/top_0/inst/virusEnQ[63]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.364    design_1_i/top_0/inst/virusEnQ[63]_rep_i_1_n_0
    SLICE_X56Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X56Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[63]_rep/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X56Y104        FDRE (Hold_fdre_C_D)         0.092     1.295    design_1_i/top_0/inst/virusEnQ_reg[63]_rep
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.659     0.995    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X58Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/top_0/inst/virusMaskQ_reg[60]/Q
                         net (fo=5, routed)           0.162     1.321    design_1_i/top_0/inst/virusMaskQ[60]
    SLICE_X57Y104        LUT4 (Prop_lut4_I2_O)        0.045     1.366 r  design_1_i/top_0/inst/virusEnQ[60]_i_1/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/top_0/inst/virusEnQ[60]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.935     0.937    design_1_i/top_0/inst/clk2
    SLICE_X57Y104        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[60]/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.266     1.203    
    SLICE_X57Y104        FDRE (Hold_fdre_C_D)         0.092     1.295    design_1_i/top_0/inst/virusEnQ_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/virusMaskQ_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/virusEnQ_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.519%)  route 0.182ns (49.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.634     0.970    design_1_i/top_0/inst/S_AXI_ACLK
    SLICE_X51Y105        FDRE                                         r  design_1_i/top_0/inst/virusMaskQ_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  design_1_i/top_0/inst/virusMaskQ_reg[80]/Q
                         net (fo=5, routed)           0.182     1.293    design_1_i/top_0/inst/virusMaskQ[80]
    SLICE_X53Y107        LUT4 (Prop_lut4_I2_O)        0.045     1.338 r  design_1_i/top_0/inst/virusEnQ[80]_i_1/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/top_0/inst/virusEnQ[80]_i_1_n_0
    SLICE_X53Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2577, routed)        0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=288, routed)         0.907     0.909    design_1_i/top_0/inst/clk2
    SLICE_X53Y107        FDRE                                         r  design_1_i/top_0/inst/virusEnQ_reg[80]/C
                         clock pessimism              0.000     0.909    
                         clock uncertainty            0.266     1.175    
    SLICE_X53Y107        FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/top_0/inst/virusEnQ_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.072    





