#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr 17 16:43:03 2015
# Process ID: 12128
# Log file: C:/Users/Clay/Desktop/proj6all/proj6alu/vivado.log
# Journal file: C:/Users/Clay/Desktop/proj6all/proj6alu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 714.551 ; gain = 187.059
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.sim/sim_1/behav'
"xvlog -m64 -prj sim_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto c089f52d33424b05b264f6d3fd403913 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v" Line 1. Module addsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/addsub.v" Line 1. Module addsub doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sources_1/new/FA.v" Line 1. Module FA doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.sim/sim_1/behav/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.sim/sim_1/behav/xsim.dir/sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 17 16:44:50 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.227 ; gain = 0.004
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 17 16:44:50 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 717.684 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 717.684 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 1537 ns : File "C:/Users/Clay/Desktop/proj6all/proj6alu/proj6alu.srcs/sim_1/new/sim.v" Line 32
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 755.965 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 17:32:55 2015...
