Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 21 23:13:51 2024
| Host         : DESKTOP-HVL0GTD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 129 register/latch pins with no clock driven by root clock pin: clk6p25m/clock_signal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clksig10hz/clock_signal_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clksig1hz/clock_signal_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/current_digit_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/current_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/hundreds_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/hundreds_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: timer/ones_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 286 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.376        0.000                      0                  195        0.103        0.000                      0                  195        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.376        0.000                      0                  195        0.103        0.000                      0                  195        4.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 clk6p25m/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.028%)  route 3.306ns (79.972%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.554     5.075    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk6p25m/counter_reg[26]/Q
                         net (fo=2, routed)           0.952     6.483    clk6p25m/counter_reg[26]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.607 r  clk6p25m/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.674     7.281    clk6p25m/counter[0]_i_9__1_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.405 f  clk6p25m/counter[0]_i_3__1/O
                         net (fo=2, routed)           0.429     7.835    clk6p25m/counter[0]_i_3__1_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.959 r  clk6p25m/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.250     9.209    clk6p25m/clear
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.436    14.777    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[28]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 clk6p25m/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.028%)  route 3.306ns (79.972%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.554     5.075    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk6p25m/counter_reg[26]/Q
                         net (fo=2, routed)           0.952     6.483    clk6p25m/counter_reg[26]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.607 r  clk6p25m/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.674     7.281    clk6p25m/counter[0]_i_9__1_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.405 f  clk6p25m/counter[0]_i_3__1/O
                         net (fo=2, routed)           0.429     7.835    clk6p25m/counter[0]_i_3__1_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.959 r  clk6p25m/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.250     9.209    clk6p25m/clear
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.436    14.777    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[29]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 clk6p25m/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.028%)  route 3.306ns (79.972%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.554     5.075    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk6p25m/counter_reg[26]/Q
                         net (fo=2, routed)           0.952     6.483    clk6p25m/counter_reg[26]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.607 r  clk6p25m/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.674     7.281    clk6p25m/counter[0]_i_9__1_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.405 f  clk6p25m/counter[0]_i_3__1/O
                         net (fo=2, routed)           0.429     7.835    clk6p25m/counter[0]_i_3__1_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.959 r  clk6p25m/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.250     9.209    clk6p25m/clear
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.436    14.777    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[30]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 clk6p25m/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.028%)  route 3.306ns (79.972%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.554     5.075    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk6p25m/counter_reg[26]/Q
                         net (fo=2, routed)           0.952     6.483    clk6p25m/counter_reg[26]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.124     6.607 r  clk6p25m/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.674     7.281    clk6p25m/counter[0]_i_9__1_n_0
    SLICE_X32Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.405 f  clk6p25m/counter[0]_i_3__1/O
                         net (fo=2, routed)           0.429     7.835    clk6p25m/counter[0]_i_3__1_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.959 r  clk6p25m/counter[0]_i_1__1/O
                         net (fo=32, routed)          1.250     9.209    clk6p25m/clear
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.436    14.777    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[31]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X33Y51         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 clksig10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.141    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clksig10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.663     6.260    clksig10hz/counter_reg[25]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  clksig10hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.159     6.543    clksig10hz/counter[0]_i_9__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  clksig10hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.444     7.111    clksig10hz/counter[0]_i_8__0_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clksig10hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.484     7.719    clksig10hz/counter[0]_i_3__0_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.843 r  clksig10hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.422     9.266    clksig10hz/counter[0]_i_1__0_n_0
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.505    14.846    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[28]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    clksig10hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 clksig10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.141    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clksig10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.663     6.260    clksig10hz/counter_reg[25]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  clksig10hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.159     6.543    clksig10hz/counter[0]_i_9__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  clksig10hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.444     7.111    clksig10hz/counter[0]_i_8__0_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clksig10hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.484     7.719    clksig10hz/counter[0]_i_3__0_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.843 r  clksig10hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.422     9.266    clksig10hz/counter[0]_i_1__0_n_0
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.505    14.846    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[29]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    clksig10hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 clksig10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.141    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clksig10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.663     6.260    clksig10hz/counter_reg[25]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  clksig10hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.159     6.543    clksig10hz/counter[0]_i_9__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  clksig10hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.444     7.111    clksig10hz/counter[0]_i_8__0_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clksig10hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.484     7.719    clksig10hz/counter[0]_i_3__0_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.843 r  clksig10hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.422     9.266    clksig10hz/counter[0]_i_1__0_n_0
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.505    14.846    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[30]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    clksig10hz/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 clksig10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.952ns (23.083%)  route 3.172ns (76.917%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.141    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clksig10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.663     6.260    clksig10hz/counter_reg[25]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  clksig10hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.159     6.543    clksig10hz/counter[0]_i_9__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  clksig10hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.444     7.111    clksig10hz/counter[0]_i_8__0_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clksig10hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.484     7.719    clksig10hz/counter[0]_i_3__0_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.843 r  clksig10hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.422     9.266    clksig10hz/counter[0]_i_1__0_n_0
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.505    14.846    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  clksig10hz/counter_reg[31]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.656    clksig10hz/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 clksig10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.952ns (23.063%)  route 3.176ns (76.937%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.141    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clksig10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.663     6.260    clksig10hz/counter_reg[25]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  clksig10hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.159     6.543    clksig10hz/counter[0]_i_9__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  clksig10hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.444     7.111    clksig10hz/counter[0]_i_8__0_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clksig10hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.484     7.719    clksig10hz/counter[0]_i_3__0_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.843 r  clksig10hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.426     9.269    clksig10hz/counter[0]_i_1__0_n_0
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504    14.845    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[24]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.677    clksig10hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.408    

Slack (MET) :             5.408ns  (required time - arrival time)
  Source:                 clksig10hz/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.952ns (23.063%)  route 3.176ns (76.937%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.620     5.141    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  clksig10hz/counter_reg[25]/Q
                         net (fo=2, routed)           0.663     6.260    clksig10hz/counter_reg[25]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.384 r  clksig10hz/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.159     6.543    clksig10hz/counter[0]_i_9__0_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.667 r  clksig10hz/counter[0]_i_8__0/O
                         net (fo=1, routed)           0.444     7.111    clksig10hz/counter[0]_i_8__0_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.235 f  clksig10hz/counter[0]_i_3__0/O
                         net (fo=2, routed)           0.484     7.719    clksig10hz/counter[0]_i_3__0_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.124     7.843 r  clksig10hz/counter[0]_i_1__0/O
                         net (fo=32, routed)          1.426     9.269    clksig10hz/counter[0]_i_1__0_n_0
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.504    14.845    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  clksig10hz/counter_reg[25]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X63Y26         FDRE (Setup_fdre_C_R)       -0.429    14.677    clksig10hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk6p25m/counter_reg[24]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.922    clk6p25m/counter_reg[24]_i_1__1_n_7
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clk6p25m/counter_reg[24]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.933    clk6p25m/counter_reg[24]_i_1__1_n_5
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clk6p25m/counter_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.958    clk6p25m/counter_reg[24]_i_1__1_n_6
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clk6p25m/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.958    clk6p25m/counter_reg[24]_i_1__1_n_4
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk6p25m/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk6p25m/counter_reg[24]_i_1__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clk6p25m/counter_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.961    clk6p25m/counter_reg[28]_i_1__1_n_7
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk6p25m/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk6p25m/counter_reg[24]_i_1__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  clk6p25m/counter_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.972    clk6p25m/counter_reg[28]_i_1__1_n_5
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk6p25m/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk6p25m/counter_reg[24]_i_1__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  clk6p25m/counter_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.997    clk6p25m/counter_reg[28]_i_1__1_n_6
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.564     1.447    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk6p25m/counter_reg[23]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk6p25m/counter_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk6p25m/counter_reg[20]_i_1__1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk6p25m/counter_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk6p25m/counter_reg[24]_i_1__1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  clk6p25m/counter_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.997    clk6p25m/counter_reg[28]_i_1__1_n_4
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.830     1.958    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clk6p25m/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clk6p25m/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/clock_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.283%)  route 0.372ns (61.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.562     1.445    clk6p25m/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk6p25m/counter_reg[25]/Q
                         net (fo=2, routed)           0.192     1.778    clk6p25m/counter_reg[25]
    SLICE_X32Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.823 r  clk6p25m/counter[0]_i_5__1/O
                         net (fo=2, routed)           0.180     2.004    clk6p25m/counter[0]_i_5__1_n_0
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.045     2.049 r  clk6p25m/clock_signal_i_1__1/O
                         net (fo=1, routed)           0.000     2.049    clk6p25m/clock_signal_i_1__1_n_0
    SLICE_X32Y46         FDRE                                         r  clk6p25m/clock_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.832     1.959    clk6p25m/clk_IBUF_BUFG
    SLICE_X32Y46         FDRE                                         r  clk6p25m/clock_signal_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.091     1.806    clk6p25m/clock_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clksig10hz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clksig10hz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.582     1.465    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clksig10hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  clksig10hz/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.723    clksig10hz/counter_reg[23]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  clksig10hz/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    clksig10hz/counter_reg[20]_i_1__0_n_4
    SLICE_X63Y25         FDRE                                         r  clksig10hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.850     1.977    clksig10hz/clk_IBUF_BUFG
    SLICE_X63Y25         FDRE                                         r  clksig10hz/counter_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    clksig10hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk6p25m/clock_signal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   clksig10hz/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   clksig10hz/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clksig10hz/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clksig10hz/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clksig10hz/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   clksig10hz/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   clksig10hz/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   clksig10hz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk6p25m/clock_signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk6p25m/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk6p25m/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk6p25m/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk6p25m/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk6p25m/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   clk6p25m/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   clk6p25m/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   clk6p25m/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clksig10hz/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   clksig10hz/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clksig10hz/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clksig10hz/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clksig10hz/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   clksig10hz/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   clksig10hz/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   clksig10hz/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   clksig10hz/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   clksig10hz/counter_reg[19]/C



