; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_add_mul_native_layer_norm_1(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6) local_unnamed_addr !dbg !7 {
  %8 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %9 = shl i32 %8, 7, !dbg !11
  %10 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %11 = and i32 %10, 127, !dbg !12
  %12 = or disjoint i32 %9, %11, !dbg !13
  %13 = icmp slt i32 %12, 1024, !dbg !14
  %.frozen = freeze i32 %12, !dbg !15
  %14 = sdiv i32 %.frozen, 4, !dbg !15
  %15 = mul i32 %14, 4, !dbg !16
  %.decomposed = sub i32 %.frozen, %15, !dbg !16
  %16 = srem i32 %14, 16, !dbg !17
  %.frozen1 = freeze i32 %12, !dbg !18
  %17 = sdiv i32 %.frozen1, 256, !dbg !18
  %18 = mul i32 %17, 256, !dbg !19
  %.decomposed2 = sub i32 %.frozen1, %18, !dbg !19
  %19 = srem i32 %14, 64, !dbg !20
  %20 = shl nsw i32 %16, 3, !dbg !21
  %21 = shl nsw i32 %17, 7, !dbg !22
  %22 = add nsw i32 %20, %21, !dbg !23
  %23 = add nsw i32 %22, %.decomposed, !dbg !24
  %24 = sext i32 %23 to i64, !dbg !25
  %25 = getelementptr float, ptr addrspace(1) %0, i64 %24, !dbg !25
  %26 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %25, i1 %13) #1, !dbg !26
  %27 = sext i32 %.decomposed to i64, !dbg !27
  %28 = getelementptr float, ptr addrspace(1) %1, i64 %27, !dbg !27
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %13) #1, !dbg !28
  %30 = sext i32 %.decomposed2 to i64, !dbg !29
  %31 = getelementptr float, ptr addrspace(1) %2, i64 %30, !dbg !29
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 %13) #1, !dbg !30
  %33 = bitcast i32 %32 to float, !dbg !30
  %34 = sext i32 %19 to i64, !dbg !31
  %35 = getelementptr float, ptr addrspace(1) %3, i64 %34, !dbg !31
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %35, i1 %13) #1, !dbg !32
  %37 = bitcast i32 %36 to float, !dbg !32
  %38 = getelementptr float, ptr addrspace(1) %4, i64 %34, !dbg !33
  %39 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %38, i1 %13) #1, !dbg !34
  %40 = bitcast i32 %39 to float, !dbg !34
  %41 = add nsw i32 %.decomposed, 4, !dbg !35
  %42 = add nsw i32 %22, %41, !dbg !36
  %43 = sext i32 %42 to i64, !dbg !37
  %44 = getelementptr float, ptr addrspace(1) %0, i64 %43, !dbg !37
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %44, i1 %13) #1, !dbg !38
  %46 = zext nneg i32 %41 to i64, !dbg !39
  %47 = getelementptr float, ptr addrspace(1) %1, i64 %46, !dbg !39
  %48 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %47, i1 %13) #1, !dbg !40
  %49 = fsub float %33, %37, !dbg !41
  %50 = fmul float %49, %40, !dbg !42
  %51 = insertelement <2 x i32> poison, i32 %26, i64 0, !dbg !26
  %52 = insertelement <2 x i32> %51, i32 %45, i64 1, !dbg !26
  %53 = bitcast <2 x i32> %52 to <2 x float>, !dbg !26
  %54 = insertelement <2 x i32> poison, i32 %29, i64 0, !dbg !28
  %55 = insertelement <2 x i32> %54, i32 %48, i64 1, !dbg !28
  %56 = bitcast <2 x i32> %55 to <2 x float>, !dbg !28
  %57 = fadd <2 x float> %53, %56, !dbg !43
  %58 = extractelement <2 x float> %57, i64 0, !dbg !44
  %59 = fmul float %58, %50, !dbg !44
  %60 = extractelement <2 x float> %57, i64 1, !dbg !45
  %61 = fadd float %59, %60, !dbg !45
  %62 = sext i32 %12 to i64, !dbg !46
  %63 = getelementptr float, ptr addrspace(1) %5, i64 %62, !dbg !46
  %64 = bitcast float %61 to i32, !dbg !47
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %64, ptr addrspace(1) %63, i1 %13) #1, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cocg7ozttidzhsk3rjru5wldde66ydxvyfra7yhlgipx5im5ixyb.py", directory: "inductor_cache/oc")
!4 = !{ptr @triton_poi_fused_add_mul_native_layer_norm_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_mul_native_layer_norm_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_mul_native_layer_norm_1", linkageName: "triton_poi_fused_add_mul_native_layer_norm_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 25, column: 26, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 27, column: 19, scope: !7)
!20 = !DILocation(line: 28, column: 26, scope: !7)
!21 = !DILocation(line: 30, column: 37, scope: !7)
!22 = !DILocation(line: 30, column: 46, scope: !7)
!23 = !DILocation(line: 30, column: 35, scope: !7)
!24 = !DILocation(line: 30, column: 42, scope: !7)
!25 = !DILocation(line: 30, column: 30, scope: !7)
!26 = !DILocation(line: 30, column: 51, scope: !7)
!27 = !DILocation(line: 31, column: 30, scope: !7)
!28 = !DILocation(line: 31, column: 35, scope: !7)
!29 = !DILocation(line: 32, column: 30, scope: !7)
!30 = !DILocation(line: 32, column: 35, scope: !7)
!31 = !DILocation(line: 33, column: 30, scope: !7)
!32 = !DILocation(line: 33, column: 35, scope: !7)
!33 = !DILocation(line: 34, column: 30, scope: !7)
!34 = !DILocation(line: 34, column: 35, scope: !7)
!35 = !DILocation(line: 35, column: 34, scope: !7)
!36 = !DILocation(line: 35, column: 46, scope: !7)
!37 = !DILocation(line: 35, column: 30, scope: !7)
!38 = !DILocation(line: 35, column: 55, scope: !7)
!39 = !DILocation(line: 36, column: 31, scope: !7)
!40 = !DILocation(line: 36, column: 40, scope: !7)
!41 = !DILocation(line: 38, column: 18, scope: !7)
!42 = !DILocation(line: 39, column: 18, scope: !7)
!43 = !DILocation(line: 37, column: 18, scope: !7)
!44 = !DILocation(line: 40, column: 18, scope: !7)
!45 = !DILocation(line: 42, column: 19, scope: !7)
!46 = !DILocation(line: 43, column: 25, scope: !7)
!47 = !DILocation(line: 43, column: 37, scope: !7)
!48 = !DILocation(line: 43, column: 4, scope: !7)
