#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Feb 23 17:40:37 2017
# Process ID: 4092
# Current directory: F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8948 F:\miz701N\7020\s3\S03-CH04_AXI_DMA_OV5640_HDMI\Miz_sys\Miz_sys.xpr
# Log file: F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/vivado.log
# Journal file: F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_ip_lib/AXI_OLED'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_ip_lib/OV_Sensor_ML'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 856.938 ; gain = 237.578
open_bd_design {F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:user:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1030.340 ; gain = 173.402
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125}] [get_bd_cells processing_system7_0]
endgroup
reset_target all [get_files  F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
generate_target all [get_files  F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/axi_dma_0/s_axis_s2mm_tdata'(32) to net 'v_vid_in_axi4s_0_m_axis_video_tdata'(24) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_dma_0_m_axis_mm2s_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_50M_0'...
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_50M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_50M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_dma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_dma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_OV_Sensor_ML_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_OV_Sensor_ML_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_OV_Sensor_ML_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_HDMI_FPGA_ML_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_HDMI_FPGA_ML_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_HDMI_FPGA_ML_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block HDMI_FPGA_ML_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1242.781 ; gain = 157.602
export_ip_user_files -of_objects [get_files F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 23 17:43:35 2017] Launched synth_1...
Run output will be captured here: F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Thu Feb 23 17:43:35 2017] Launched impl_1...
Run output will be captured here: F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.runs/impl_1/runme.log
file copy -force F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

launch_sdk -workspace F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.sdk -hwspec F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.sdk -hwspec F:/miz701N/7020/s3/S03-CH04_AXI_DMA_OV5640_HDMI/Miz_sys/Miz_sys.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 18:01:00 2017...
