// Seed: 1473626632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_2.id_12 = 0;
  output wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 (
    input tri id_0
    , id_2
);
  tri1 id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_0 (
    output supply1 id_0,
    output wand id_1
    , id_26,
    input uwire id_2,
    output uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input tri module_2,
    input uwire id_8,
    output wand id_9,
    input wand id_10,
    input uwire id_11,
    output wire id_12,
    output wor id_13,
    output tri1 id_14,
    output supply0 id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri id_18,
    input tri id_19,
    output uwire id_20,
    input supply1 id_21,
    output supply1 id_22,
    input tri1 id_23,
    output tri id_24
);
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26
  );
  wire id_28;
endmodule
