

================================================================
== Vivado HLS Report for 'p_G1'
================================================================
* Date:           Sat Feb 20 20:54:03 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sha256_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.993|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     64|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     64|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_return     |    xor   |      0|  0|  32|          32|          32|
    |tmp_fu_86_p2  |    xor   |      0|  0|  32|          32|          32|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  64|          64|          64|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |      _G1     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      _G1     | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [src/sha256.c:55]   --->   Operation 2 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_i = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %x_read, i32 17, i32 31)" [src/sha256.c:21->src/sha256.c:57]   --->   Operation 3 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_371 = trunc i32 %x_read to i17" [src/sha256.c:55]   --->   Operation 4 'trunc' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_49_i = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_371, i15 %tmp_i)" [src/sha256.c:21->src/sha256.c:57]   --->   Operation 5 'bitconcatenate' 'tmp_49_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_i1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %x_read, i32 19, i32 31)" [src/sha256.c:21->src/sha256.c:57]   --->   Operation 6 'partselect' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_372 = trunc i32 %x_read to i19" [src/sha256.c:55]   --->   Operation 7 'trunc' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_49_i3 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_372, i13 %tmp_i1)" [src/sha256.c:21->src/sha256.c:57]   --->   Operation 8 'bitconcatenate' 'tmp_49_i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_s = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %x_read, i32 10, i32 31)" [src/sha256.c:57]   --->   Operation 9 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp_38 = zext i22 %tmp_s to i32" [src/sha256.c:57]   --->   Operation 10 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node tmp_39)   --->   "%tmp = xor i32 %tmp_38, %tmp_49_i3" [src/sha256.c:57]   --->   Operation 11 'xor' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_39 = xor i32 %tmp, %tmp_49_i" [src/sha256.c:57]   --->   Operation 12 'xor' 'tmp_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "ret i32 %tmp_39" [src/sha256.c:57]   --->   Operation 13 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read      (read          ) [ 00]
tmp_i       (partselect    ) [ 00]
tmp_371     (trunc         ) [ 00]
tmp_49_i    (bitconcatenate) [ 00]
tmp_i1      (partselect    ) [ 00]
tmp_372     (trunc         ) [ 00]
tmp_49_i3   (bitconcatenate) [ 00]
tmp_s       (partselect    ) [ 00]
tmp_38      (zext          ) [ 00]
tmp         (xor           ) [ 00]
tmp_39      (xor           ) [ 00]
StgValue_13 (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="x_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="tmp_i_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="15" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="0" index="3" bw="6" slack="0"/>
<pin id="33" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_371_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_371/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_49_i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="0" index="2" bw="15" slack="0"/>
<pin id="46" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_i1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="13" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="6" slack="0"/>
<pin id="54" dir="0" index="3" bw="6" slack="0"/>
<pin id="55" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_i1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_372_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_372/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_49_i3_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="19" slack="0"/>
<pin id="67" dir="0" index="2" bw="13" slack="0"/>
<pin id="68" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49_i3/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="22" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_38_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="22" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_39_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="2" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="22" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="41"><net_src comp="22" pin="2"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="28" pin="4"/><net_sink comp="42" pin=2"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="22" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="63"><net_src comp="22" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="60" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="50" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="78"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="85"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="64" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="42" pin="3"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _G1 : x | {1 }
  - Chain level:
	State 1
		tmp_49_i : 1
		tmp_49_i3 : 1
		tmp_38 : 1
		tmp : 2
		tmp_39 : 2
		StgValue_13 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    xor   |     tmp_fu_86     |    0    |    32   |
|          |    tmp_39_fu_92   |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   | x_read_read_fu_22 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |    tmp_i_fu_28    |    0    |    0    |
|partselect|    tmp_i1_fu_50   |    0    |    0    |
|          |    tmp_s_fu_72    |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  |   tmp_371_fu_38   |    0    |    0    |
|          |   tmp_372_fu_60   |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|   tmp_49_i_fu_42  |    0    |    0    |
|          |  tmp_49_i3_fu_64  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_38_fu_82   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    64   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   64   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   64   |
+-----------+--------+--------+
