
---------- Begin Simulation Statistics ----------
final_tick                               1863661895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 833748                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1418026                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1079.46                       # Real time elapsed on the host
host_tick_rate                             1726470629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   900000000                       # Number of instructions simulated
sim_ops                                    1530707400                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.863662                       # Number of seconds simulated
sim_ticks                                1863661895500                       # Number of ticks simulated
system.cpu.Branches                         174463307                       # Number of branches fetched
system.cpu.committedInsts                   900000000                       # Number of instructions committed
system.cpu.committedOps                    1530707400                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3727323791                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3727323791                       # Number of busy cycles
system.cpu.num_cc_register_reads           1016023470                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           585389443                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    162932921                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1525742514                       # Number of integer alu accesses
system.cpu.num_int_insts                   1525742514                       # number of integer instructions
system.cpu.num_int_register_reads          3201529735                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1297388422                       # number of times the integer registers were written
system.cpu.num_load_insts                   247743516                       # Number of load instructions
system.cpu.num_mem_refs                     301476267                       # number of memory refs
system.cpu.num_store_insts                   53732751                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2800125      0.18%      0.18% # Class of executed instruction
system.cpu.op_class::IntAlu                1226438484     80.11%     80.30% # Class of executed instruction
system.cpu.op_class::IntMult                   129327      0.01%     80.31% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.31% # Class of executed instruction
system.cpu.op_class::MemRead                247449700     16.16%     96.47% # Class of executed instruction
system.cpu.op_class::MemWrite                53440246      3.49%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.02%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1530854889                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1956092                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3945444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19343759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     38688522                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            696                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    281977367                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        281977367                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    282013718                       # number of overall hits
system.cpu.dcache.overall_hits::total       282013718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     19307533                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       19307533                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     19343558                       # number of overall misses
system.cpu.dcache.overall_misses::total      19343558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 403925019500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 403925019500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 403925019500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 403925019500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    301284900                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    301284900                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    301357276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    301357276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064084                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064084                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064188                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20920.591952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20920.591952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20881.629920                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20881.629920                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     11450771                       # number of writebacks
system.cpu.dcache.writebacks::total          11450771                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     19307532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     19307532                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     19343526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     19343526                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 384617484500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 384617484500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 385328009500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 385328009500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.064084                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.064188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064188                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19920.592881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19920.592881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19920.257015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19920.257015                       # average overall mshr miss latency
system.cpu.dcache.replacements               19343014                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    235043384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       235043384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     12656126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12656126                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 249651905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 249651905000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    247699510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    247699510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.051095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19725.775881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19725.775881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     12656125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12656125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 236995777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 236995777000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.051095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051095                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18725.777203                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18725.777203                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46933983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46933983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6651407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6651407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 154273114500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 154273114500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     53585390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     53585390                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23194.057212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23194.057212                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      6651407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6651407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 147621707500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 147621707500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22194.057212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22194.057212                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.982373                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           301357244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19343526                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.579230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.982373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         622058078                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        622058078                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   247771950                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    53732759                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7035717                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       5824076                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1177609081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1177609081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1177609081                       # number of overall hits
system.cpu.icache.overall_hits::total      1177609081                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1177610318                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1177610318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1177610318                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1177610318                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          745                       # number of writebacks
system.cpu.icache.writebacks::total               745                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.replacements                    745                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1177609081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1177609081                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1177610318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1177610318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.377515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1177610318                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          951988.939369                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.377515                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959722                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2355221873                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2355221873                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1177610367                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1863661895500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             17355309                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17355411                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data            17355309                       # number of overall hits
system.l2.overall_hits::total                17355411                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1988217                       # number of demand (read+write) misses
system.l2.demand_misses::total                1989352                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data           1988217                       # number of overall misses
system.l2.overall_misses::total               1989352                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 174077206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     174165608000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 174077206500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    174165608000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         19343526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19344763                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        19343526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19344763                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.102785                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102837                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.102785                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102837                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87554.430175                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87548.914420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87554.430175                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87548.914420                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1363087                       # number of writebacks
system.l2.writebacks::total                   1363087                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1988217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1989352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1988217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1989352                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 154195036500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 154272088000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 154195036500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 154272088000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.102785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102837                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.102785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102837                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77554.430175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77548.914420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77554.430175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77548.914420                       # average overall mshr miss latency
system.l2.replacements                        1956788                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11450771                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11450771                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11450771                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11450771                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           5825424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5825424                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          825983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              825983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  76477072000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   76477072000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       6651407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6651407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.124182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.124182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92589.159825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92589.159825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       825983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         825983                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  68217242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  68217242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.124182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.124182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82589.159825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82589.159825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      11529885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11529885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1162234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1162234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  97600134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  97600134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     12692119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12692119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.091571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091571                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83976.320173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83976.320173                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1162234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1162234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  85977794500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  85977794500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.091571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.091571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73976.320173                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73976.320173                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32730.000916                       # Cycle average of tags in use
system.l2.tags.total_refs                    38688521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1989556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.445807                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.029018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.577664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32697.394234                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3087                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15494                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 311497724                       # Number of tag accesses
system.l2.tags.data_accesses                311497724                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1363087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1981436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        77801                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        77801                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5781813                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1287185                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1989352                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1363087                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1989352                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1363087                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6781                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1989352                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1363087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1982229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  58270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  77876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  77851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  77846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  77819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  77805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  77809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  77804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  77802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  77801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  77801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  77801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  77801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        77801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.482333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.284892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.353878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         77691     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         77801                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        77801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.519801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.498352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18107     23.27%     23.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1419      1.82%     25.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            58003     74.55%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              271      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         77801                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  433984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               127318528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             87237568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     68.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1863661749500                       # Total gap between requests
system.mem_ctrls.avgGap                     555912.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    126811904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     87235712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 38977.026989389342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 68044479.691407635808                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 46808765.157800056040                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1988217                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1363087                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30689000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  72794377500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 44609268500750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36612.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  32726648.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    127245888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     127318528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     87237568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     87237568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1988217                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1989352                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1363087                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1363087                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        38977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     68277346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         68316323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        38977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        38977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     46809761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        46809761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     46809761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        38977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     68277346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       115126084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1982571                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1363058                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       105286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       108812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        96121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       108993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       113740                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       121062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       135261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       135189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       134445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       133791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       136623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       130682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       134083                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       141169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       134018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       113296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        69972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        71875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        62314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        70236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        75947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        85632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        95729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        95163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        94088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        96845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        91658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92527                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        98277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        93699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        77320                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             35651860250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            9912855000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        72825066500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17982.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36732.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              672187                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             516305                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            33.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           37.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2157125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.261304                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.466961                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    97.230883                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1699739     78.80%     78.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       285278     13.22%     92.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       114299      5.30%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        27536      1.28%     98.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        14763      0.68%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6690      0.31%     99.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3008      0.14%     99.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2433      0.11%     99.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3379      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2157125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             126884544                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           87235712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               68.083457                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               46.808765                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6909670740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3672554325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     6600672960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3272250960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 147115313280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 400687176630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 378225387840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  946483026735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.861983                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 979539028250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  62231520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 821891347250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      8492287440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      4513735050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     7554883980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3842911800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 147115313280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 407826798840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 372213074400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  951559004790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.585642                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 963869391250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  62231520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 837560984250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1163369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1363087                       # Transaction distribution
system.membus.trans_dist::CleanEvict           593005                       # Transaction distribution
system.membus.trans_dist::ReadExReq            825983                       # Transaction distribution
system.membus.trans_dist::ReadExResp           825983                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1163369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5934796                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      5934796                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5934796                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    214556096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    214556096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               214556096                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1989352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1989352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1989352                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          9412047000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10878555250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          12693356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12813858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8485944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6651407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6651407                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12692119                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58030066                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              58033285                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1970835008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1970961856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1956788                       # Total snoops (count)
system.tol2bus.snoopTraffic                  87237568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21301551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000033                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005720                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21300854    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    697      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21301551                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1863661895500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        30795777000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29015289000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
