Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Sun Apr 24 13:34:23 2016
| Host         : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.266        0.000                      0                26755        0.028        0.000                      0                26573        0.000        0.000                       0                 12185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
noc_clk                             {0.000 4.000}        8.000           125.000         
  core_clock                        {0.000 5.000}        10.000          100.000         
    cclock                          {0.000 10.000}       20.000          50.000          
    uclock                          {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT  {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6   {0.000 5.000}        10.000          100.000         
pci_refclk                          {0.000 5.000}        10.000          100.000         
sys_clk                             {0.000 2.500}        5.000           200.000         
  my_clk_usr                        {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKFBOUT          {0.000 2.500}        5.000           200.000         
  usrClk_mmcm_pll$CLKOUT0B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT4           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT5           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT6           {0.000 5.000}        10.000          100.000         
txoutclk                            {0.000 5.000}        10.000          100.000         
  clk_125mhz                        {0.000 4.000}        8.000           125.000         
  clk_250mhz                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                           {0.000 5.000}        10.000          100.000         
  userclk1                          {0.000 2.000}        4.000           250.000         
  userclk2                          {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT       {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B       {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                   0.683        0.000                      0                14020        0.062        0.000                      0                14020        1.500        0.000                       0                  7022  
  core_clock                              5.902        0.000                      0                  463        0.111        0.000                      0                  463        4.600        0.000                       0                   176  
    cclock                               15.093        0.000                      0                 1496        0.052        0.000                      0                 1496        9.232        0.000                       0                   663  
    uclock                               11.012        0.000                      0                 2416        0.055        0.000                      0                 2416        9.232        0.000                       0                  1025  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                    6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                     8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                            8.462        0.000                       0                    10  
sys_clk                                                                                                                                                                               1.100        0.000                       0                    13  
  my_clk_usr                              3.366        0.000                      0                 3428        0.057        0.000                      0                 3428        4.232        0.000                       0                  1436  
  usrClk_mmcm_pll$CLKFBOUT                                                                                                                                                            3.592        0.000                       0                     3  
  usrClk_mmcm_pll$CLKOUT0B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT4                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT5                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT6                                                                                                                                                             8.929        0.000                       0                     1  
txoutclk                                                                                                                                                                              3.000        0.000                       0                     8  
  clk_125mhz                              2.199        0.000                      0                 1778        0.084        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                1.180        0.000                      0                  466        0.028        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                0.266        0.000                      0                 2255        0.059        0.000                      0                 2255        0.000        0.000                       0                  1049  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                         2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                         6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                          8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk2      noc_clk             2.799        0.000                      0                  953                                                                        
core_clock    cclock             11.262        0.000                      0                   60                                                                        
uclock        cclock             15.936        0.000                      0                  234                                                                        
my_clk_usr    cclock             17.117        0.000                      0                   65                                                                        
core_clock    uclock             11.373        0.000                      0                  998                                                                        
cclock        uclock             13.539        0.000                      0                   81                                                                        
cclock        my_clk_usr          7.077        0.000                      0                  226                                                                        
noc_clk       userclk2            4.116        0.000                      0                  582                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cclock             cclock                  12.838        0.000                      0                   52        0.412        0.000                      0                   52  
**async_default**  core_clock         core_clock               2.097        0.000                      0                    6        0.861        0.000                      0                    6  
**async_default**  my_clk_usr         my_clk_usr               7.131        0.000                      0                   11        1.323        0.000                      0                   11  
**async_default**  noc_clk            noc_clk                  2.382        0.000                      0                   80        0.969        0.000                      0                   80  
**async_default**  uclock             uclock                  15.523        0.000                      0                   93        0.847        0.000                      0                   93  
**async_default**  userclk2           userclk2                 1.020        0.000                      0                    9        0.494        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_fFromBridgeBeat_ifc_rStorage_reg[186]/R
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.266ns (4.015%)  route 6.360ns (95.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns = ( 11.447 - 8.000 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.711     3.942    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X171Y93                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y93        FDCE (Prop_fdce_C_Q)         0.223     4.165 f  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=141, routed)         3.581     7.746    scemi_epReset125/O2
    SLICE_X199Y129       LUT2 (Prop_lut2_I0_O)        0.043     7.789 r  scemi_epReset125/scemi_fToContinueBeat_ifc_rDataCount[5]_i_1/O
                         net (fo=1378, routed)        2.779    10.568    n_2_scemi_epReset125
    SLICE_X220Y162       FDRE                                         r  scemi_fFromBridgeBeat_ifc_rStorage_reg[186]/R
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.351    11.447    scemi_clkgen_clkout0buffer$O
    SLICE_X220Y162                                                    r  scemi_fFromBridgeBeat_ifc_rStorage_reg[186]/C
                         clock pessimism              0.148    11.595    
                         clock uncertainty           -0.063    11.532    
    SLICE_X220Y162       FDRE (Setup_fdre_C_R)       -0.281    11.251    scemi_fFromBridgeBeat_ifc_rStorage_reg[186]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg_reg[151]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.128ns (32.768%)  route 0.263ns (67.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.757     1.729    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X206Y100                                                    r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y100       FDRE (Prop_fdre_C_Q)         0.100     1.829 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg_reg[151]/Q
                         net (fo=1, routed)           0.263     2.092    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data1_reg[151]
    SLICE_X206Y98        LUT6 (Prop_lut6_I3_O)        0.028     2.120 r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg[151]_i_1__3/O
                         net (fo=1, routed)           0.000     2.120    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/n_0_data0_reg[151]_i_1__3
    SLICE_X206Y98        FDRE                                         r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.053     2.095    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X206Y98                                                     r  scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[151]/C
                         clock pessimism             -0.098     1.997    
    SLICE_X206Y98        FDRE (Hold_fdre_C_D)         0.061     2.058    scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/data0_reg_reg[151]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 scemi_clockGenerators_clock_gens_reset_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_init_state_any_in_reset_uclk_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.431ns (10.692%)  route 3.600ns (89.308%))
  Logic Levels:           4  (LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 13.510 - 10.000 ) 
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.486     3.717    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X212Y163                                                    r  scemi_clockGenerators_clock_gens_reset_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y163       FDRE (Prop_fdre_C_Q)         0.259     3.976 f  scemi_clockGenerators_clock_gens_reset_counter_reg[27]/Q
                         net (fo=2, routed)           0.664     4.640    scemi_bridge/scemi_clockGenerators_clock_gens_reset_counter_reg[23]
    SLICE_X213Y160       LUT6 (Prop_lut6_I3_O)        0.043     4.683 r  scemi_bridge/scemi_clockGenerators_clock_gens_reset_counter[0]_i_5/O
                         net (fo=1, routed)           0.445     5.128    scemi_bridge/n_0_scemi_clockGenerators_clock_gens_reset_counter[0]_i_5
    SLICE_X213Y161       LUT5 (Prop_lut5_I2_O)        0.043     5.171 r  scemi_bridge/scemi_clockGenerators_clock_gens_reset_counter[0]_i_1/O
                         net (fo=34, routed)          1.037     6.208    scemi_bridge/scemi_clockGenerators_clock_gens_reset_counter_ETC___d1390
    SLICE_X205Y151       LUT4 (Prop_lut4_I2_O)        0.043     6.251 f  scemi_bridge/leds_OBUF[1]_inst_i_1/O
                         net (fo=5, routed)           1.454     7.705    leds_OBUF[1]
    SLICE_X176Y139       LUT1 (Prop_lut1_I0_O)        0.043     7.748 r  scemi_init_state_any_in_reset_uclk_i_1/O
                         net (fo=1, routed)           0.000     7.748    CAN_FIRE_RL_scemi_clockGenerators_handle_reset
    SLICE_X176Y139       FDRE                                         r  scemi_init_state_any_in_reset_uclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.789    13.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     9.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.414    13.510    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X176Y139                                                    r  scemi_init_state_any_in_reset_uclk_reg/C
                         clock pessimism              0.148    13.658    
                         clock uncertainty           -0.072    13.586    
    SLICE_X176Y139       FDRE (Setup_fdre_C_D)        0.064    13.650    scemi_init_state_any_in_reset_uclk_reg
  -------------------------------------------------------------------
                         required time                         13.650    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  5.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 scemi_uclkgen/CLK_VAL_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_free_stamp_reg/D
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.705     1.677    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.100     1.777 r  scemi_uclkgen/CLK_VAL_OUT_reg/Q
                         net (fo=2, routed)           0.081     1.858    scemi_uclkgen/CLK_VAL_OUT
    SLICE_X208Y150       LUT3 (Prop_lut3_I1_O)        0.028     1.886 r  scemi_uclkgen/scemi_clockGenerators_free_stamp_i_1/O
                         net (fo=1, routed)           0.000     1.886    n_1_scemi_uclkgen
    SLICE_X208Y150       FDRE                                         r  scemi_clockGenerators_free_stamp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.909     1.951    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X208Y150                                                    r  scemi_clockGenerators_free_stamp_reg/C
                         clock pessimism             -0.263     1.688    
    SLICE_X208Y150       FDRE (Hold_fdre_C_D)         0.087     1.775    scemi_clockGenerators_free_stamp_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X208Y151   scemi_clockGenerators_clock_gens_counters_count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350     5.000   4.650    SLICE_X219Y155   scemi_clockGenerators_one_to_one_cclock_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       15.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.093ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_resetting_reg/D
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.402ns (8.377%)  route 4.397ns (91.623%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 25.194 - 20.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.490     3.721    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.259     3.980 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         1.609     5.589    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X159Y150                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y150       FDCE (Prop_fdce_C_Q)         0.223     5.812 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.350     6.162    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X159Y150       LUT2 (Prop_lut2_I1_O)        0.043     6.205 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.490     8.694    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.787 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.558    10.345    scemi_settabledut_dut_dutIfc_myrst/scemi_clk_port_scemi_cReset$O
    SLICE_X155Y153       LUT5 (Prop_lut5_I0_O)        0.043    10.388 r  scemi_settabledut_dut_dutIfc_myrst/scemi_settabledut_dut_dutIfc_resetting_i_1/O
                         net (fo=1, routed)           0.000    10.388    n_2_scemi_settabledut_dut_dutIfc_myrst
    SLICE_X155Y153       FDRE                                         r  scemi_settabledut_dut_dutIfc_resetting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.352    23.448    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.206    23.654 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         1.540    25.194    p_0_in_0
    SLICE_X155Y153                                                    r  scemi_settabledut_dut_dutIfc_resetting_reg/C
                         clock pessimism              0.326    25.520    
                         clock uncertainty           -0.072    25.447    
    SLICE_X155Y153       FDRE (Setup_fdre_C_D)        0.034    25.481    scemi_settabledut_dut_dutIfc_resetting_reg
  -------------------------------------------------------------------
                         required time                         25.481    
                         arrival time                         -10.388    
  -------------------------------------------------------------------
                         slack                                 15.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_res_fifo/fifoMem_reg_0_1_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.100ns (25.315%)  route 0.295ns (74.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.705     1.677    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.118     1.795 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         0.571     2.366    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/p_0_in
    SLICE_X183Y147                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y147       FDRE (Prop_fdre_C_Q)         0.100     2.466 r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dDoutReg_reg[36]/Q
                         net (fo=1, routed)           0.295     2.761    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_36_41/DIA0
    SLICE_X182Y145       RAMD32                                       r  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.908     1.950    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.147     2.097 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         0.782     2.879    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_36_41/WCLK
    SLICE_X182Y145                                                    r  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_36_41/RAMA/CLK
                         clock pessimism             -0.302     2.577    
    SLICE_X182Y145       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.708    scemi_processor_resp_res_fifo/fifoMem_reg_0_1_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_scemi_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDRE/C      n/a            0.750     20.000  19.250  SLICE_X190Y151  scemi_processor_req_res_fifo/dDoutReg_reg[23]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X176Y150  scemi_processor_resp_res_fifo/fifoMem_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X166Y156  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/fifoMem_reg_0_1_54_59/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       11.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.012ns  (required time - arrival time)
  Source:                 scemi_init_state_msgFIFO/sNotFullReg_reg/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_init_state_msgFIFO/fifoMem_reg_0_7_42_47/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 0.768ns (10.095%)  route 6.839ns (89.905%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.534ns = ( 24.534 - 20.000 ) 
    Source Clock Delay      (SCD):    5.870ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.490     3.721    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.223     3.944 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        1.926     5.870    scemi_init_state_msgFIFO/CLK
    SLICE_X158Y138                                                    r  scemi_init_state_msgFIFO/sNotFullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDCE (Prop_fdce_C_Q)         0.259     6.129 f  scemi_init_state_msgFIFO/sNotFullReg_reg/Q
                         net (fo=3, routed)           1.221     7.349    scemi_init_state_msgFIFO/sFULL_N
    SLICE_X176Y139       LUT2 (Prop_lut2_I0_O)        0.043     7.392 f  scemi_init_state_msgFIFO/scemi_settabledut_dut_prb_control_data_out_beats[6]_i_5/O
                         net (fo=2, routed)           0.570     7.962    scemi_settabledut_dut_prb_control_data_out_next/I2
    SLICE_X178Y139       LUT6 (Prop_lut6_I3_O)        0.043     8.005 r  scemi_settabledut_dut_prb_control_data_out_next/scemi_settabledut_dut_prb_control_data_out_beats[6]_i_4/O
                         net (fo=11, routed)          0.581     8.586    scemi_settabledut_dut_prb_control_data_out_next/n_0_scemi_settabledut_dut_prb_control_data_out_beats[6]_i_4
    SLICE_X181Y147       LUT3 (Prop_lut3_I1_O)        0.052     8.638 f  scemi_settabledut_dut_prb_control_data_out_next/scemi_settabledut_dut_prb_control_data_out_beats[6]_i_2/O
                         net (fo=89, routed)          0.711     9.349    scemi_settabledut_softrst_resp_res_fifo/scemi_settabledut_dut_prb_control_data_out_beats$EN
    SLICE_X179Y142       LUT3 (Prop_lut3_I1_O)        0.148     9.497 r  scemi_settabledut_softrst_resp_res_fifo/sNotFullReg_i_3/O
                         net (fo=2, routed)           0.766    10.263    scemi_settabledut_softrst_resp_res_fifo/O1
    SLICE_X179Y139       LUT6 (Prop_lut6_I0_O)        0.137    10.400 r  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_7_0_5_i_7/O
                         net (fo=2, routed)           0.459    10.858    scemi_settabledut_softrst_resp_res_fifo/n_0_fifoMem_reg_0_7_0_5_i_7
    SLICE_X179Y139       LUT2 (Prop_lut2_I1_O)        0.043    10.901 r  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_7_0_5_i_5/O
                         net (fo=70, routed)          0.843    11.744    scemi_settabledut_softrst_resp_res_fifo/MUX_scemi_init_state_msgFIFO$enq_1__SEL_1
    SLICE_X181Y138       LUT4 (Prop_lut4_I0_O)        0.043    11.787 r  scemi_settabledut_softrst_resp_res_fifo/fifoMem_reg_0_7_0_5_i_1/O
                         net (fo=114, routed)         1.690    13.477    scemi_init_state_msgFIFO/fifoMem_reg_0_7_42_47/WE
    SLICE_X190Y140       RAMD32                                       r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_42_47/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.353    23.449    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.178    23.627 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        0.907    24.534    scemi_init_state_msgFIFO/fifoMem_reg_0_7_42_47/WCLK
    SLICE_X190Y140                                                    r  scemi_init_state_msgFIFO/fifoMem_reg_0_7_42_47/RAMA/CLK
                         clock pessimism              0.330    24.864    
                         clock uncertainty           -0.072    24.792    
    SLICE_X190Y140       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    24.489    scemi_init_state_msgFIFO/fifoMem_reg_0_7_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         24.489    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                 11.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 scemi_processor_resp_res_fifo/dDoutReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_outport_beats_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.091ns (25.933%)  route 0.260ns (74.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.929ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.705     1.677    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.100     1.777 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        0.560     2.337    scemi_processor_resp_res_fifo/p_0_in
    SLICE_X189Y145                                                    r  scemi_processor_resp_res_fifo/dDoutReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y145       FDRE (Prop_fdre_C_Q)         0.091     2.428 r  scemi_processor_resp_res_fifo/dDoutReg_reg[5]/Q
                         net (fo=1, routed)           0.260     2.688    n_45_scemi_processor_resp_res_fifo
    SLICE_X187Y138       FDRE                                         r  scemi_processor_resp_outport_beats_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.909     1.951    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.124     2.075 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        0.854     2.929    p_0_in_1
    SLICE_X187Y138                                                    r  scemi_processor_resp_outport_beats_reg[5]/C
                         clock pessimism             -0.298     2.631    
    SLICE_X187Y138       FDRE (Hold_fdre_C_D)         0.002     2.633    scemi_processor_resp_outport_beats_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDPE/C      n/a            0.750     20.000  19.250  SLICE_X159Y137  scemi_init_state_msgFIFO/sGEnqPtr1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X190Y136  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X184Y136  scemi_init_state_msgFIFO/fifoMem_reg_0_7_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk/O }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        3.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/ofb_enc_l_19_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_clk_usr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (my_clk_usr rise@10.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 0.270ns (4.280%)  route 6.038ns (95.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 7.757 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.131ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        1.307    -3.131    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X157Y159                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y159       FDCE (Prop_fdce_C_Q)         0.223    -2.908 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=10, routed)          1.713    -1.195    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X178Y163       LUT1 (Prop_lut1_I0_O)        0.047    -1.148 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1__1/O
                         net (fo=766, routed)         4.325     3.177    scemi_settabledut_dut_dutIfc_m_dut/n_1_rst_usr
    SLICE_X210Y155       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/ofb_enc_l_19_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    10.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     4.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352     6.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        1.356     7.757    scemi_settabledut_dut_dutIfc_m_dut/usrClk_mmcm_clkout0buffer$O
    SLICE_X210Y155                                                    r  scemi_settabledut_dut_dutIfc_m_dut/ofb_enc_l_19_reg[0]/C
                         clock pessimism             -0.753     7.004    
                         clock uncertainty           -0.066     6.938    
    SLICE_X210Y155       FDRE (Setup_fdre_C_R)       -0.395     6.543    scemi_settabledut_dut_dutIfc_m_dut/ofb_enc_l_19_reg[0]
  -------------------------------------------------------------------
                         required time                          6.543    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  3.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data1_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data0_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             my_clk_usr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.157ns (40.759%)  route 0.228ns (59.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        0.681    -0.880    scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/usrClk_mmcm_clkout0buffer$O
    SLICE_X191Y151                                                    r  scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data1_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y151       FDRE (Prop_fdre_C_Q)         0.091    -0.789 r  scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data1_reg_reg[36]/Q
                         net (fo=1, routed)           0.228    -0.561    scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data1_reg[36]
    SLICE_X191Y149       LUT6 (Prop_lut6_I2_O)        0.066    -0.495 r  scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data0_reg[36]_i_1__7/O
                         net (fo=1, routed)           0.000    -0.495    scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/n_0_data0_reg[36]_i_1__7
    SLICE_X191Y149       FDRE                                         r  scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data0_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        0.956    -0.928    scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/usrClk_mmcm_clkout0buffer$O
    SLICE_X191Y149                                                    r  scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data0_reg_reg[36]/C
                         clock pessimism              0.315    -0.613    
    SLICE_X191Y149       FDRE (Hold_fdre_C_D)         0.061    -0.552    scemi_settabledut_dut_dutIfc_m_dut/ofb_outputFIFO/data0_reg_reg[36]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk_usr
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y16   usrClk_mmcm_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X188Y149   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X188Y149   scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/fifoMem_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKFBOUT
  To Clock:  usrClk_mmcm_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKFBOUT
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { usrClk_mmcm_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y17   usrClk_mmcm_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT0B
  To Clock:  usrClk_mmcm_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1
  To Clock:  usrClk_mmcm_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1B
  To Clock:  usrClk_mmcm_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2
  To Clock:  usrClk_mmcm_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2B
  To Clock:  usrClk_mmcm_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3
  To Clock:  usrClk_mmcm_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3B
  To Clock:  usrClk_mmcm_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT4
  To Clock:  usrClk_mmcm_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT5
  To Clock:  usrClk_mmcm_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT6
  To Clock:  usrClk_mmcm_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.236ns (4.334%)  route 5.209ns (95.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.949ns = ( 14.949 - 8.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.610     7.296    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X184Y107                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y107       FDRE (Prop_fdre_C_Q)         0.236     7.532 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         5.209    12.741    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X211Y52        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.694    14.949    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/CLK
    SLICE_X211Y52                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/C
                         clock pessimism              0.446    15.395    
                         clock uncertainty           -0.071    15.324    
    SLICE_X211Y52        FDRE (Setup_fdre_C_R)       -0.384    14.940    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.741    
  -------------------------------------------------------------------
                         slack                                  2.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.812     3.237    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/CLK
    SLICE_X221Y52                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y52        FDRE (Prop_fdre_C_Q)         0.100     3.337 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=1, routed)           0.054     3.391    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[9]
    SLICE_X220Y52        LUT6 (Prop_lut6_I5_O)        0.028     3.419 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[9]_i_1__6/O
                         net (fo=1, routed)           0.000     3.419    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_di_reg[9]_i_1__6
    SLICE_X220Y52        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.055     3.869    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/CLK
    SLICE_X220Y52                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.621     3.248    
    SLICE_X220Y52        FDRE (Hold_fdre_C_D)         0.087     3.335    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X221Y139       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X185Y111       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.527ns (22.775%)  route 1.787ns (77.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.803ns = ( 10.803 - 4.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     7.347    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk_i
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[7])
                                                      0.527     7.874 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[7]
                         net (fo=4, routed)           1.787     9.661    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/MIMRXWADDR[7]
    RAMB36_X13Y22        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.548    10.803    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/user_clk_i
    RAMB36_X13Y22                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.519    11.322    
                         clock uncertainty           -0.065    11.257    
    RAMB36_X13Y22        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416    10.841    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  1.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.031ns (6.119%)  route 0.476ns (93.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk_i
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.031     3.212 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           0.476     3.687    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X13Y18        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.080     3.894    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/user_clk_i
    RAMB36_X13Y18                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.417     3.477    
    RAMB36_X13Y18        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.660    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.266ns (7.519%)  route 3.272ns (92.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.649ns = ( 10.649 - 4.000 ) 
    Source Clock Delay      (SCD):    7.334ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.648     7.334    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X213Y128                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y128       FDRE (Prop_fdre_C_Q)         0.223     7.557 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev_reg/Q
                         net (fo=75, routed)          3.272    10.829    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data_prev
    SLICE_X173Y131       LUT3 (Prop_lut3_I1_O)        0.043    10.872 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[28]_i_1/O
                         net (fo=1, routed)           0.000    10.872    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[28]_i_1
    SLICE_X173Y131       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.394    10.649    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X173Y131                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]/C
                         clock pessimism              0.519    11.168    
                         clock uncertainty           -0.065    11.103    
    SLICE_X173Y131       FDRE (Setup_fdre_C_D)        0.034    11.137    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTEOF
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.118ns (19.281%)  route 0.494ns (80.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.724     3.149    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/I2
    SLICE_X198Y118                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y118       FDRE (Prop_fdre_C_Q)         0.118     3.267 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tlast_reg/Q
                         net (fo=3, routed)           0.494     3.761    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/trn_teof
    PCIE_X1Y0            PCIE_2_1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTEOF
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.979     3.793    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/I2
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.577     3.216    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTEOF)
                                                      0.486     3.702    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.702    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.799ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.799ns  (required time - arrival time)
  Source:                 scemi_fifoRxData_elem0_status_1_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        5.023ns  (logic 0.504ns (10.034%)  route 4.519ns (89.966%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y122                                    0.000     0.000 r  scemi_fifoRxData_elem0_status_1_reg/C
    SLICE_X193Y122       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  scemi_fifoRxData_elem0_status_1_reg/Q
                         net (fo=6, routed)           0.389     0.593    scemi_bridge/pbb_dispatcher/tlp_in_fifo/scemi_fifoRxData_elem0_status_1
    SLICE_X192Y121       LUT6 (Prop_lut6_I1_O)        0.123     0.716 f  scemi_bridge/pbb_dispatcher/tlp_in_fifo/scemi_fifoRxData_read_block_i_2/O
                         net (fo=4, routed)           0.172     0.889    scemi_bridge/pbb_dispatcher/tlp_in_fifo/n_0_scemi_fifoRxData_read_block_i_2
    SLICE_X192Y121       LUT5 (Prop_lut5_I3_O)        0.045     0.934 r  scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg[152]_i_3__0/O
                         net (fo=7, routed)           0.939     1.873    scemi_bridge/pbb_dispatcher/tlp_in_fifo/CAN_FIRE_RL_scemi_send_data
    SLICE_X204Y118       LUT2 (Prop_lut2_I0_O)        0.132     2.005 r  scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg[152]_i_1__3/O
                         net (fo=137, routed)         3.018     5.023    scemi_bridge/pbb_dispatcher/tlp_in_fifo/d1di
    SLICE_X166Y127       FDRE                                         r  scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X166Y127       FDRE (Setup_fdre_C_CE)      -0.178     7.822    scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg_reg[109]
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  2.799    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       11.262ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.262ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.551ns  (logic 0.402ns (4.701%)  route 8.149ns (95.299%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y151                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X205Y151       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=13, routed)          2.515     2.738    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X159Y150       LUT2 (Prop_lut2_I0_O)        0.043     2.781 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.490     5.271    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.364 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.667     7.031    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X154Y156       LUT1 (Prop_lut1_I0_O)        0.043     7.074 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          1.477     8.551    scemi_processor_resp_res_fifo/O1
    SLICE_X176Y156       FDPE                                         f  scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X176Y156       FDPE (Recov_fdpe_C_PRE)     -0.187    19.813    scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                 11.262    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       15.936ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.936ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_processor_req_res_fifo/dGDeqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.852ns  (logic 0.266ns (6.906%)  route 3.586ns (93.094%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X157Y143       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=12, routed)          0.847     1.070    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X170Y148       LUT2 (Prop_lut2_I0_O)        0.043     1.113 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=309, routed)         2.739     3.852    scemi_processor_req_res_fifo/I5
    SLICE_X194Y148       FDCE                                         f  scemi_processor_req_res_fifo/dGDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X194Y148       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_req_res_fifo/dGDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                 15.936    





---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       17.117ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.117ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.580ns  (logic 0.270ns (10.463%)  route 2.310ns (89.537%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y159                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
    SLICE_X157Y159       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=10, routed)          1.713     1.936    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X178Y163       LUT1 (Prop_lut1_I0_O)        0.047     1.983 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1__1/O
                         net (fo=766, routed)         0.598     2.580    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X181Y165       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X181Y165       FDCE (Recov_fdce_C_CLR)     -0.303    19.697    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr_reg[1]
  -------------------------------------------------------------------
                         required time                         19.697    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                 17.117    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       11.373ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.373ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        8.415ns  (logic 0.402ns (4.777%)  route 8.013ns (95.223%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y151                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X205Y151       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=13, routed)          2.515     2.738    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X159Y150       LUT2 (Prop_lut2_I0_O)        0.043     2.781 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.490     5.271    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     5.364 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.667     7.031    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X154Y156       LUT1 (Prop_lut1_I0_O)        0.043     7.074 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          1.341     8.415    scemi_processor_resp_res_fifo/O1
    SLICE_X174Y156       FDCE                                         f  scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X174Y156       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_resp_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 11.373    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       13.539ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.539ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.249ns  (logic 0.402ns (6.433%)  route 5.847ns (93.567%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y150                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X159Y150       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.350     0.573    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X159Y150       LUT2 (Prop_lut2_I1_O)        0.043     0.616 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.490     3.105    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.198 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.667     4.865    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X154Y156       LUT1 (Prop_lut1_I0_O)        0.043     4.908 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          1.341     6.249    scemi_processor_resp_res_fifo/O1
    SLICE_X174Y156       FDCE                                         f  scemi_processor_resp_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X174Y156       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_resp_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -6.249    
  -------------------------------------------------------------------
                         slack                                 13.539    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        7.077ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dNotEmptyReg_reg/CLR
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Path Group:             my_clk_usr
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.711ns  (logic 0.266ns (9.811%)  route 2.445ns (90.189%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y149                                    0.000     0.000 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
    SLICE_X153Y149       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.467     0.690    scemi_settabledut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X154Y149       LUT1 (Prop_lut1_I0_O)        0.043     0.733 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_1__2/O
                         net (fo=50, routed)          1.978     2.711    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/I1
    SLICE_X175Y161       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dNotEmptyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X175Y161       FDCE (Recov_fdce_C_CLR)     -0.212     9.788    scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dNotEmptyReg_reg
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  7.077    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        4.116ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk)
  Destination:            scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
                            (rising edge-triggered cell FDPE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.706ns  (logic 0.266ns (7.178%)  route 3.440ns (92.822%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y93                                     0.000     0.000 r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
    SLICE_X171Y93        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=141, routed)         3.009     3.232    scemi_epReset250/I1
    SLICE_X186Y124       LUT2 (Prop_lut2_I1_O)        0.043     3.275 f  scemi_epReset250/scemi_1_fifoTxData_dInReset_pre_isInReset_i_1/O
                         net (fo=2, routed)           0.431     3.706    n_2_scemi_epReset250
    SLICE_X185Y122       FDPE                                         f  scemi_1_fifoTxData_dInReset_pre_isInReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X185Y122       FDPE (Recov_fdpe_C_PRE)     -0.178     7.822    scemi_1_fifoTxData_dInReset_pre_isInReset_reg
  -------------------------------------------------------------------
                         required time                          7.822    
                         arrival time                          -3.706    
  -------------------------------------------------------------------
                         slack                                  4.116    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       12.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.838ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]/PRE
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.402ns (6.296%)  route 5.983ns (93.704%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.589ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.490     3.721    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.259     3.980 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         1.609     5.589    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X159Y150                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y150       FDCE (Prop_fdce_C_Q)         0.223     5.812 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.350     6.162    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X159Y150       LUT2 (Prop_lut2_I1_O)        0.043     6.205 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.490     8.694    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.787 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.667    10.454    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X154Y156       LUT1 (Prop_lut1_I0_O)        0.043    10.497 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__0/O
                         net (fo=45, routed)          1.477    11.974    scemi_processor_resp_res_fifo/O1
    SLICE_X176Y156       FDPE                                         f  scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.352    23.448    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.206    23.654 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         1.092    24.746    scemi_processor_resp_res_fifo/p_0_in_0
    SLICE_X176Y156                                                    r  scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]/C
                         clock pessimism              0.326    25.072    
                         clock uncertainty           -0.072    24.999    
    SLICE_X176Y156       FDPE (Recov_fdpe_C_PRE)     -0.187    24.812    scemi_processor_resp_res_fifo/sGEnqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 12.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_myrst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.146ns (24.510%)  route 0.450ns (75.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.705     1.677    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.118     1.795 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         1.070     2.865    scemi_settabledut_dut_dutIfc_myrst/p_0_in
    SLICE_X156Y153                                                    r  scemi_settabledut_dut_dutIfc_myrst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y153       FDCE (Prop_fdce_C_Q)         0.118     2.983 r  scemi_settabledut_dut_dutIfc_myrst/rst_reg/Q
                         net (fo=5, routed)           0.221     3.204    scemi_settabledut_dut_dutIfc_myrst/rstSync/O1
    SLICE_X153Y152       LUT1 (Prop_lut1_I0_O)        0.028     3.232 f  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold[6]_i_1/O
                         net (fo=7, routed)           0.229     3.461    scemi_settabledut_dut_dutIfc_myrst/rstSync/ASSERT_OUT
    SLICE_X152Y149       FDCE                                         f  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.908     1.950    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X204Y151       FDCE (Prop_fdce_C_Q)         0.147     2.097 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=664, routed)         1.304     3.401    scemi_settabledut_dut_dutIfc_myrst/rstSync/p_0_in
    SLICE_X152Y149                                                    r  scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]/C
                         clock pessimism             -0.302     3.099    
    SLICE_X152Y149       FDCE (Remov_fdce_C_CLR)     -0.050     3.049    scemi_settabledut_dut_dutIfc_myrst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 0.302ns (12.392%)  route 2.135ns (87.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 8.439 - 5.000 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.617     3.848    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X196Y142                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y142       FDCE (Prop_fdce_C_Q)         0.259     4.107 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.364     4.471    scemi_network_status/rstSync/n_0_reset_hold_reg[4]
    SLICE_X196Y142       LUT1 (Prop_lut1_I0_O)        0.043     4.514 f  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         1.771     6.285    n_0_scemi_network_status
    SLICE_X165Y142       FDCE                                         f  scemi_rstgen_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.789     8.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.669 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.343     8.439    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X165Y142                                                    r  scemi_rstgen_init_reg/C  (IS_INVERTED)
                         clock pessimism              0.223     8.662    
                         clock uncertainty           -0.072     8.590    
    SLICE_X165Y142       FDCE (Recov_fdce_C_CLR)     -0.208     8.382    scemi_rstgen_init_reg
  -------------------------------------------------------------------
                         required time                          8.382    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_uclkgen/CLK_VAL_OUT_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.146ns (15.146%)  route 0.818ns (84.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.729     1.701    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X196Y142                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y142       FDCE (Prop_fdce_C_Q)         0.118     1.819 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.180     1.999    scemi_network_status/rstSync/n_0_reset_hold_reg[4]
    SLICE_X196Y142       LUT1 (Prop_lut1_I0_O)        0.028     2.027 f  scemi_network_status/rstSync/scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=169, routed)         0.638     2.665    scemi_uclkgen/I1
    SLICE_X209Y150       FDCE                                         f  scemi_uclkgen/CLK_VAL_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.909     1.951    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150                                                    r  scemi_uclkgen/CLK_VAL_OUT_reg/C
                         clock pessimism             -0.078     1.873    
    SLICE_X209Y150       FDCE (Remov_fdce_C_CLR)     -0.069     1.804    scemi_uclkgen/CLK_VAL_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        7.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (my_clk_usr rise@10.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.270ns (10.490%)  route 2.304ns (89.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.304ns = ( 7.696 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.131ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        1.307    -3.131    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X157Y159                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y159       FDCE (Prop_fdce_C_Q)         0.223    -2.908 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=10, routed)          1.713    -1.195    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X178Y163       LUT1 (Prop_lut1_I0_O)        0.047    -1.148 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1__1/O
                         net (fo=766, routed)         0.591    -0.557    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X179Y165       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     10.000    10.000 r  
    E19                  IBUFDS                       0.000    10.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    10.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     4.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352     6.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        1.295     7.696    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X179Y165                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism             -0.753     6.943    
                         clock uncertainty           -0.066     6.877    
    SLICE_X179Y165       FDCE (Recov_fdce_C_CLR)     -0.303     6.574    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                           0.557    
  -------------------------------------------------------------------
                         slack                                  7.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]/CLR
                            (removal check against rising-edge clock my_clk_usr  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.126ns (9.414%)  route 1.212ns (90.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.015ns
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    -0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        0.595    -0.966    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X157Y159                                                    r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y159       FDCE (Prop_fdce_C_Q)         0.100    -0.866 r  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=10, routed)          1.108     0.242    scemi_settabledut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X178Y163       LUT1 (Prop_lut1_I0_O)        0.026     0.268 f  scemi_settabledut_dut_dutIfc_m_dut/rst_usr/dGDeqPtr[2]_i_1__1/O
                         net (fo=766, routed)         0.105     0.372    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/SR[0]
    SLICE_X178Y162       FDCE                                         f  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=1434, routed)        0.869    -1.015    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X178Y162                                                    r  scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]/C
                         clock pessimism              0.155    -0.860    
    SLICE_X178Y162       FDCE (Remov_fdce_C_CLR)     -0.091    -0.951    scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.951    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_settabledut_softrst_resp_outport_finished/sSyncReg1_reg/PRE
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.272ns (5.331%)  route 4.830ns (94.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 11.619 - 8.000 ) 
    Source Clock Delay      (SCD):    3.942ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.711     3.942    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X171Y93                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y93        FDCE (Prop_fdce_C_Q)         0.223     4.165 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=141, routed)         1.180     5.345    scemi_epReset125/O2
    SLICE_X165Y122       LUT1 (Prop_lut1_I0_O)        0.049     5.394 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1482, routed)        3.650     9.044    scemi_settabledut_softrst_resp_outport_finished/I1
    SLICE_X216Y140       FDPE                                         f  scemi_settabledut_softrst_resp_outport_finished/sSyncReg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.523    11.619    scemi_settabledut_softrst_resp_outport_finished/scemi_clkgen_clkout0buffer$O
    SLICE_X216Y140                                                    r  scemi_settabledut_softrst_resp_outport_finished/sSyncReg1_reg/C
                         clock pessimism              0.150    11.769    
                         clock uncertainty           -0.063    11.706    
    SLICE_X216Y140       FDPE (Recov_fdpe_C_PRE)     -0.280    11.426    scemi_settabledut_softrst_resp_outport_finished/sSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_processor_resp_outport_ending_reset/dSyncPulse_reg/CLR
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.131ns (13.466%)  route 0.842ns (86.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.732     1.704    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X171Y93                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y93        FDCE (Prop_fdce_C_Q)         0.100     1.804 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=141, routed)         0.645     2.449    scemi_epReset125/O2
    SLICE_X165Y122       LUT1 (Prop_lut1_I0_O)        0.031     2.480 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1482, routed)        0.197     2.677    scemi_processor_resp_outport_ending_reset/I1
    SLICE_X160Y122       FDCE                                         f  scemi_processor_resp_outport_ending_reset/dSyncPulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.855     1.897    scemi_processor_resp_outport_ending_reset/scemi_clkgen_clkout0buffer$O
    SLICE_X160Y122                                                    r  scemi_processor_resp_outport_ending_reset/dSyncPulse_reg/C
                         clock pessimism             -0.098     1.799    
    SLICE_X160Y122       FDCE (Remov_fdce_C_CLR)     -0.091     1.708    scemi_processor_resp_outport_ending_reset/dSyncPulse_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.969    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       15.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.523ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_req_res_fifo/sGEnqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.266ns (7.863%)  route 3.117ns (92.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.582ns = ( 24.582 - 20.000 ) 
    Source Clock Delay      (SCD):    5.767ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.490     3.721    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.223     3.944 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        1.823     5.767    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X157Y143                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143       FDCE (Prop_fdce_C_Q)         0.223     5.990 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=12, routed)          0.847     6.837    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X170Y148       LUT2 (Prop_lut2_I0_O)        0.043     6.880 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=309, routed)         2.270     9.150    scemi_processor_req_res_fifo/I5
    SLICE_X186Y148       FDCE                                         f  scemi_processor_req_res_fifo/sGEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.353    23.449    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.178    23.627 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        0.955    24.582    scemi_processor_req_res_fifo/p_0_in_0
    SLICE_X186Y148                                                    r  scemi_processor_req_res_fifo/sGEnqPtr_reg[0]/C
                         clock pessimism              0.317    24.899    
                         clock uncertainty           -0.072    24.827    
    SLICE_X186Y148       FDCE (Recov_fdce_C_CLR)     -0.154    24.673    scemi_processor_req_res_fifo/sGEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         24.673    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                 15.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.128ns (12.632%)  route 0.885ns (87.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    2.879ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.705     1.677    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.100     1.777 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        1.102     2.879    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X157Y143                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y143       FDCE (Prop_fdce_C_Q)         0.100     2.979 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=12, routed)          0.474     3.453    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X170Y148       LUT2 (Prop_lut2_I0_O)        0.028     3.481 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[4]_i_1/O
                         net (fo=309, routed)         0.412     3.892    scemi_processor_req_res_fifo/I5
    SLICE_X160Y148       FDCE                                         f  scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=7008, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.909     1.951    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X209Y150       FDCE (Prop_fdce_C_Q)         0.124     2.075 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=1025, routed)        1.318     3.393    scemi_processor_req_res_fifo/p_0_in_0
    SLICE_X160Y148                                                    r  scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.298     3.095    
    SLICE_X160Y148       FDCE (Remov_fdce_C_CLR)     -0.050     3.045    scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_epReset250/reset_hold_reg[3]/CLR
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.204ns (7.629%)  route 2.470ns (92.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.898ns = ( 10.898 - 4.000 ) 
    Source Clock Delay      (SCD):    7.348ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.662     7.348    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y103                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y103       FDPE (Prop_fdpe_C_Q)         0.204     7.552 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_reg/Q
                         net (fo=272, routed)         2.470    10.022    scemi_epReset250/scemi_pcie_ep$user_reset_out
    SLICE_X184Y95        FDCE                                         f  scemi_epReset250/reset_hold_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        1.643    10.898    scemi_epReset250/scemi_pcie_ep$user_clk_out
    SLICE_X184Y95                                                     r  scemi_epReset250/reset_hold_reg[3]/C
                         clock pessimism              0.446    11.344    
                         clock uncertainty           -0.065    11.279    
    SLICE_X184Y95        FDCE (Recov_fdce_C_CLR)     -0.237    11.042    scemi_epReset250/reset_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  1.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.115%)  route 0.327ns (71.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.794ns
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.759     3.184    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X217Y103                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y103       FDRE (Prop_fdre_C_Q)         0.100     3.284 f  scemi_pcie_ep/pcie_7x_v1_10_i/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.083     3.367    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_pl_received_hot_rst_q_reg
    SLICE_X216Y103       LUT2 (Prop_lut2_I0_O)        0.028     3.395 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_i_1/O
                         net (fo=2, routed)           0.245     3.639    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1
    SLICE_X207Y103       FDPE                                         f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1035, routed)        0.980     3.794    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X207Y103                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/C
                         clock pessimism             -0.577     3.217    
    SLICE_X207Y103       FDPE (Remov_fdpe_C_PRE)     -0.072     3.145    scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -3.145    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.494    





