TimeQuest Timing Analyzer report for Project2
Wed Nov 22 01:37:58 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1100mV 85C Model Metastability Report
 18. Slow 1100mV 0C Model Fmax Summary
 19. Slow 1100mV 0C Model Setup Summary
 20. Slow 1100mV 0C Model Hold Summary
 21. Slow 1100mV 0C Model Recovery Summary
 22. Slow 1100mV 0C Model Removal Summary
 23. Slow 1100mV 0C Model Minimum Pulse Width Summary
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1100mV 0C Model Metastability Report
 29. Fast 1100mV 85C Model Setup Summary
 30. Fast 1100mV 85C Model Hold Summary
 31. Fast 1100mV 85C Model Recovery Summary
 32. Fast 1100mV 85C Model Removal Summary
 33. Fast 1100mV 85C Model Minimum Pulse Width Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Fast 1100mV 85C Model Metastability Report
 39. Fast 1100mV 0C Model Setup Summary
 40. Fast 1100mV 0C Model Hold Summary
 41. Fast 1100mV 0C Model Recovery Summary
 42. Fast 1100mV 0C Model Removal Summary
 43. Fast 1100mV 0C Model Minimum Pulse Width Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1100mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1100mv 0c Model)
 57. Signal Integrity Metrics (Slow 1100mv 85c Model)
 58. Signal Integrity Metrics (Fast 1100mv 0c Model)
 59. Signal Integrity Metrics (Fast 1100mv 85c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages
 66. TimeQuest Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Project2                                                          ;
; Device Family      ; Cyclone V                                                         ;
; Device Name        ; 5CEBA4F23C7                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; Timing.sdc    ; OK     ; Wed Nov 22 01:37:46 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Clock Name                                                               ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                 ; Source                                                                      ; Targets                                                                      ;
+--------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Clock10                                                                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                        ;                                                                             ; { CLOCK_50 }                                                                 ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]   ; Generated ; 16.666  ; 60.0 MHz  ; 0.000 ; 8.333   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; Clock10                                                                ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] }   ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; 500.000 ; 2.0 MHz   ; 0.000 ; 250.000 ; 50.00      ; 30        ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] ; { PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk } ;
+--------------------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                            ;
+-----------+-----------------+--------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                               ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------+------+
; 41.05 MHz ; 41.05 MHz       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
+-----------+-----------------+--------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock10                                                                  ; 139.878 ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 194.847 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.296  ; 0.000         ;
; Clock10                                                                  ; 56.065 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 8.333   ; 0.000         ;
; Clock10                                                                  ; 49.731  ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 248.632 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; 4.223 ; 4.938 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; 4.223 ; 4.938 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; 3.634 ; 4.255 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; 3.744 ; 4.207 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; 3.858 ; 4.438 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; 4.393 ; 5.053 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; 3.639 ; 4.152 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; 3.804 ; 4.459 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; 3.538 ; 4.015 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; 3.696 ; 4.223 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; 3.737 ; 4.252 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; 4.389 ; 4.978 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; 3.917 ; 4.420 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; 4.393 ; 5.053 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; 3.962 ; 4.544 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; 3.857 ; 4.373 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; -0.462 ; -0.929 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; -0.646 ; -1.272 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; -0.533 ; -1.064 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; -0.533 ; -1.013 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; -0.462 ; -0.929 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; -0.396 ; -0.838 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; -0.583 ; -1.013 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; -0.836 ; -1.359 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; -0.464 ; -0.962 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; -0.396 ; -0.838 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; -0.635 ; -1.179 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; -0.689 ; -1.184 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; -0.476 ; -0.934 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; -0.543 ; -1.206 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; -0.593 ; -1.200 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; -0.679 ; -1.183 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+--------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 9.142 ; 9.694  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 8.802 ; 9.154  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 9.142 ; 9.694  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 8.731 ; 9.047  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 8.987 ; 9.388  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 8.936 ; 9.275  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 8.674 ; 8.907  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 8.535 ; 8.312  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 9.030 ; 9.654  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 8.834 ; 9.270  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 8.504 ; 8.943  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 8.278 ; 8.486  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 9.030 ; 9.654  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 8.254 ; 8.461  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 8.853 ; 9.261  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 8.727 ; 8.512  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 9.462 ; 9.651  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 9.114 ; 9.651  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 8.023 ; 8.146  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 8.033 ; 8.389  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 8.055 ; 8.296  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 8.613 ; 9.032  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 9.049 ; 9.544  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 9.462 ; 9.015  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 9.902 ; 10.022 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 8.830 ; 9.401  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 9.030 ; 9.518  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 9.036 ; 9.633  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 9.434 ; 10.022 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 8.877 ; 9.258  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 8.421 ; 8.599  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 9.902 ; 9.293  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 8.875 ; 9.429  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 8.498 ; 8.802  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 8.875 ; 9.429  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 8.264 ; 8.568  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 8.269 ; 8.603  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 8.632 ; 8.988  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 8.444 ; 8.658  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 8.350 ; 8.640  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 8.523 ; 8.787  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 8.442 ; 8.621  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 8.661 ; 9.033  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+--------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 6.592 ; 6.430 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 6.881 ; 7.161 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 7.150 ; 7.552 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 6.770 ; 6.965 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 7.039 ; 7.353 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 7.007 ; 7.276 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 6.767 ; 6.940 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 6.592 ; 6.430 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 6.372 ; 6.528 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 6.889 ; 7.214 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 6.596 ; 6.937 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 6.393 ; 6.538 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 7.054 ; 7.517 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 6.372 ; 6.528 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 6.912 ; 7.235 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 6.759 ; 6.609 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 6.165 ; 6.253 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 7.119 ; 7.512 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 6.165 ; 6.253 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 6.172 ; 6.470 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 6.171 ; 6.333 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 6.686 ; 7.013 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 7.075 ; 7.448 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 7.342 ; 7.034 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 6.521 ; 6.632 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 6.863 ; 7.288 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 7.055 ; 7.438 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 7.052 ; 7.506 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 7.356 ; 7.737 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 6.901 ; 7.161 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 6.521 ; 6.632 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 7.697 ; 7.273 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 6.342 ; 6.499 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 6.564 ; 6.725 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 6.864 ; 7.176 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 6.342 ; 6.499 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 6.345 ; 6.529 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 6.689 ; 6.885 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 6.538 ; 6.642 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 6.433 ; 6.584 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 6.587 ; 6.703 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 6.563 ; 6.685 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 6.698 ; 6.917 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                             ;
+-----------+-----------------+--------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                               ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------+------+
; 41.77 MHz ; 41.77 MHz       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
+-----------+-----------------+--------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                 ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock10                                                                  ; 140.430 ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 191.341 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.314  ; 0.000         ;
; Clock10                                                                  ; 55.733 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                   ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 8.333   ; 0.000         ;
; Clock10                                                                  ; 49.741  ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 248.568 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; 6.973 ; 7.711 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; 4.051 ; 4.795 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; 6.973 ; 7.711 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; 3.583 ; 4.078 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; 3.738 ; 4.363 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; 7.807 ; 8.559 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; 7.040 ; 7.678 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; 3.585 ; 4.276 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; 3.389 ; 3.891 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; 3.576 ; 4.152 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; 7.135 ; 7.741 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; 4.203 ; 4.839 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; 3.737 ; 4.296 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; 7.807 ; 8.559 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; 7.331 ; 7.988 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; 7.232 ; 7.837 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; -0.463 ; -0.980 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; -0.640 ; -1.286 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; -3.867 ; -4.507 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; -0.562 ; -1.075 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; -0.463 ; -0.980 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; -0.414 ; -0.877 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; -3.944 ; -4.471 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; -0.806 ; -1.368 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; -0.456 ; -0.945 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; -0.414 ; -0.877 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; -3.959 ; -4.606 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; -0.678 ; -1.209 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; -0.456 ; -0.941 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; -3.828 ; -4.551 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; -3.858 ; -4.542 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; -3.982 ; -4.592 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 8.617 ; 9.146 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 8.312 ; 8.675 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 8.617 ; 9.146 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 8.245 ; 8.561 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 8.480 ; 8.889 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 8.395 ; 8.751 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 8.139 ; 8.397 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 8.096 ; 7.858 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 8.520 ; 9.138 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 8.309 ; 8.773 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 8.044 ; 8.469 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 7.831 ; 8.053 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 8.520 ; 9.138 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 7.775 ; 8.004 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 8.338 ; 8.758 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 8.248 ; 8.003 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 8.964 ; 9.124 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 8.577 ; 9.124 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 7.558 ; 7.697 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 7.582 ; 7.910 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 7.596 ; 7.846 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 8.105 ; 8.542 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 8.539 ; 9.034 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 8.964 ; 8.528 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 9.345 ; 9.470 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 8.293 ; 8.857 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 8.505 ; 9.002 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 8.530 ; 9.119 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 8.894 ; 9.470 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 8.374 ; 8.753 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 7.902 ; 8.112 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 9.345 ; 8.735 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 8.329 ; 8.854 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 8.021 ; 8.320 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 8.329 ; 8.854 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 7.798 ; 8.091 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 7.804 ; 8.131 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 8.111 ; 8.472 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 7.968 ; 8.196 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 7.851 ; 8.149 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 7.973 ; 8.262 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 7.918 ; 8.112 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 8.154 ; 8.511 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 6.286 ; 6.100 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 6.527 ; 6.829 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 6.767 ; 7.161 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 6.419 ; 6.622 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 6.666 ; 7.002 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 6.607 ; 6.903 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 6.363 ; 6.568 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 6.286 ; 6.100 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 6.026 ; 6.207 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 6.507 ; 6.874 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 6.259 ; 6.600 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 6.073 ; 6.236 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 6.680 ; 7.171 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 6.026 ; 6.207 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 6.536 ; 6.884 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 6.417 ; 6.235 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 5.833 ; 5.934 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 6.715 ; 7.148 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 5.833 ; 5.934 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 5.862 ; 6.142 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 5.843 ; 6.018 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 6.320 ; 6.680 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 6.698 ; 7.096 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 7.000 ; 6.687 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 6.138 ; 6.280 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 6.469 ; 6.908 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 6.671 ; 7.071 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 6.690 ; 7.154 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 6.964 ; 7.354 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 6.540 ; 6.809 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 6.138 ; 6.280 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 7.305 ; 6.860 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 6.022 ; 6.180 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 6.233 ; 6.405 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 6.474 ; 6.785 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 6.022 ; 6.180 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 6.027 ; 6.214 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 6.318 ; 6.535 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 6.204 ; 6.334 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 6.079 ; 6.257 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 6.188 ; 6.343 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 6.182 ; 6.331 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 6.337 ; 6.564 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock10                                                                  ; 144.414 ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 194.781 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.182  ; 0.000         ;
; Clock10                                                                  ; 53.158 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                  ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 8.333   ; 0.000         ;
; Clock10                                                                  ; 49.336  ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 248.886 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; 3.642 ; 4.670 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; 2.247 ; 3.274 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; 3.642 ; 4.670 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; 1.967 ; 2.889 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; 2.001 ; 2.953 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; 4.070 ; 5.119 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; 3.624 ; 4.587 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; 2.101 ; 3.153 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; 1.862 ; 2.748 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; 1.922 ; 2.838 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; 3.676 ; 4.656 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; 2.318 ; 3.274 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; 1.983 ; 2.874 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; 4.070 ; 5.119 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; 3.922 ; 4.967 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; 3.808 ; 4.806 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; -0.478 ; -1.349 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; -0.540 ; -1.517 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; -2.136 ; -3.094 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; -0.507 ; -1.399 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; -0.478 ; -1.349 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; -0.426 ; -1.296 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; -2.125 ; -3.032 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; -0.726 ; -1.673 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; -0.491 ; -1.332 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; -0.432 ; -1.296 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; -2.189 ; -3.160 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; -0.607 ; -1.511 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; -0.426 ; -1.296 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; -2.216 ; -3.224 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; -2.325 ; -3.298 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; -2.261 ; -3.218 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 4.644 ; 5.150 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 4.513 ; 4.897 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 4.644 ; 5.150 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 4.477 ; 4.781 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 4.571 ; 4.996 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 4.516 ; 4.891 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 4.291 ; 4.559 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 4.404 ; 4.165 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 4.670 ; 5.252 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 4.474 ; 4.918 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 4.346 ; 4.724 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 4.166 ; 4.390 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 4.670 ; 5.252 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 4.116 ; 4.341 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 4.505 ; 4.929 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 4.535 ; 4.278 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 5.061 ; 5.246 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 4.713 ; 5.246 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 3.995 ; 4.155 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 4.103 ; 4.431 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 4.094 ; 4.307 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 4.411 ; 4.826 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 4.672 ; 5.154 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 5.061 ; 4.634 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 5.329 ; 5.486 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 4.541 ; 5.058 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 4.616 ; 5.107 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 4.702 ; 5.261 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 4.952 ; 5.486 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 4.556 ; 4.945 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 4.222 ; 4.465 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 5.329 ; 4.763 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 4.561 ; 5.058 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 4.321 ; 4.620 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 4.561 ; 5.058 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 4.219 ; 4.509 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 4.210 ; 4.529 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 4.297 ; 4.649 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 4.238 ; 4.479 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 4.244 ; 4.551 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 4.279 ; 4.567 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 4.137 ; 4.370 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 4.415 ; 4.774 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 3.530 ; 3.411 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 3.744 ; 4.083 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 3.832 ; 4.246 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 3.668 ; 3.895 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 3.786 ; 4.160 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 3.746 ; 4.078 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 3.530 ; 3.765 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 3.614 ; 3.411 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 3.364 ; 3.516 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 3.694 ; 4.067 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 3.569 ; 3.887 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 3.412 ; 3.598 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 3.862 ; 4.327 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 3.364 ; 3.564 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 3.722 ; 4.097 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 3.739 ; 3.516 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 3.258 ; 3.399 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 3.896 ; 4.332 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 3.258 ; 3.399 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 3.362 ; 3.649 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 3.333 ; 3.496 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 3.638 ; 3.992 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 3.866 ; 4.267 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 4.170 ; 3.828 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 3.465 ; 3.670 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 3.738 ; 4.153 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 3.818 ; 4.248 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 3.891 ; 4.357 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 4.078 ; 4.486 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 3.752 ; 4.073 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 3.465 ; 3.670 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 4.384 ; 3.938 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 3.395 ; 3.596 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 3.534 ; 3.746 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 3.722 ; 4.055 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 3.443 ; 3.642 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 3.435 ; 3.660 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 3.515 ; 3.764 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 3.478 ; 3.658 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 3.474 ; 3.690 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 3.501 ; 3.695 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 3.395 ; 3.596 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 3.608 ; 3.869 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                 ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock10                                                                  ; 145.012 ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 196.713 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                 ;
+--------------------------------------------------------------------------+--------+---------------+
; Clock                                                                    ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------+--------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.174  ; 0.000         ;
; Clock10                                                                  ; 52.819 ; 0.000         ;
+--------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                   ;
+--------------------------------------------------------------------------+---------+---------------+
; Clock                                                                    ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------+---------+---------------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 8.333   ; 0.000         ;
; Clock10                                                                  ; 49.286  ; 0.000         ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 248.886 ; 0.000         ;
+--------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; 2.099 ; 3.129 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; 2.099 ; 3.129 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; 1.786 ; 2.767 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; 1.847 ; 2.774 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; 1.877 ; 2.833 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; 2.196 ; 3.187 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; 1.773 ; 2.707 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; 1.950 ; 2.980 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; 1.765 ; 2.668 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; 1.807 ; 2.742 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; 1.835 ; 2.775 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; 2.182 ; 3.135 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; 1.875 ; 2.794 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; 2.196 ; 3.187 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; 2.046 ; 3.022 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; 1.944 ; 2.890 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; -0.453 ; -1.354 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; -0.530 ; -1.509 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; -0.476 ; -1.403 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; -0.496 ; -1.405 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; -0.453 ; -1.354 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; -0.416 ; -1.296 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; -0.461 ; -1.344 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; -0.673 ; -1.627 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; -0.481 ; -1.343 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; -0.416 ; -1.296 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; -0.532 ; -1.465 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; -0.592 ; -1.510 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; -0.432 ; -1.318 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; -0.541 ; -1.499 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; -0.632 ; -1.574 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; -0.591 ; -1.521 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 4.217 ; 4.616 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 4.074 ; 4.386 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 4.217 ; 4.616 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 4.037 ; 4.290 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 4.140 ; 4.488 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 4.076 ; 4.383 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 3.856 ; 4.093 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 3.970 ; 3.764 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 4.236 ; 4.685 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 4.056 ; 4.423 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 3.913 ; 4.228 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 3.749 ; 3.939 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 4.236 ; 4.685 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 3.722 ; 3.922 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 4.068 ; 4.418 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 4.079 ; 3.850 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 4.560 ; 4.664 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 4.241 ; 4.664 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 3.603 ; 3.745 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 3.720 ; 3.970 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 3.665 ; 3.840 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 3.975 ; 4.307 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 4.224 ; 4.607 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 4.560 ; 4.214 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 4.738 ; 4.888 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 4.095 ; 4.492 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 4.150 ; 4.552 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 4.237 ; 4.679 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 4.452 ; 4.888 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 4.101 ; 4.428 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 3.778 ; 3.996 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 4.738 ; 4.284 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 4.132 ; 4.518 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 3.924 ; 4.169 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 4.132 ; 4.518 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 3.811 ; 4.045 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 3.807 ; 4.062 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 3.895 ; 4.183 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 3.826 ; 4.034 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 3.827 ; 4.078 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 3.852 ; 4.088 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 3.750 ; 3.948 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 3.990 ; 4.279 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 3.151 ; 3.064 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 3.357 ; 3.631 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 3.463 ; 3.782 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 3.288 ; 3.473 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 3.412 ; 3.715 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 3.361 ; 3.630 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 3.151 ; 3.355 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 3.239 ; 3.064 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 3.027 ; 3.146 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 3.333 ; 3.642 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 3.194 ; 3.459 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 3.048 ; 3.203 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 3.484 ; 3.856 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 3.027 ; 3.198 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 3.344 ; 3.649 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 3.338 ; 3.146 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 2.919 ; 3.040 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 3.484 ; 3.837 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 2.919 ; 3.040 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 3.030 ; 3.247 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 2.959 ; 3.089 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 3.256 ; 3.541 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 3.476 ; 3.800 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 3.742 ; 3.466 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 3.077 ; 3.256 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 3.349 ; 3.669 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 3.412 ; 3.757 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 3.486 ; 3.853 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 3.648 ; 3.976 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 3.356 ; 3.620 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 3.077 ; 3.256 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 3.878 ; 3.519 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 3.058 ; 3.231 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 3.197 ; 3.372 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 3.356 ; 3.616 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 3.090 ; 3.251 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 3.088 ; 3.267 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 3.168 ; 3.377 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 3.122 ; 3.281 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 3.112 ; 3.298 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 3.129 ; 3.292 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 3.058 ; 3.231 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 3.246 ; 3.460 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+---------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                     ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                          ; 139.878 ; 0.174  ; N/A      ; N/A     ; 8.333               ;
;  Clock10                                                                  ; 139.878 ; 52.819 ; N/A      ; N/A     ; 49.286              ;
;  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A     ; N/A    ; N/A      ; N/A     ; 8.333               ;
;  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 191.341 ; 0.174  ; N/A      ; N/A     ; 248.568             ;
; Design-wide TNS                                                           ; 0.0     ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock10                                                                  ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; 6.973 ; 7.711 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; 4.223 ; 4.938 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; 6.973 ; 7.711 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; 3.744 ; 4.207 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; 3.858 ; 4.438 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; 7.807 ; 8.559 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; 7.040 ; 7.678 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; 3.804 ; 4.459 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; 3.538 ; 4.015 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; 3.696 ; 4.223 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; 7.135 ; 7.741 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; 4.389 ; 4.978 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; 3.917 ; 4.420 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; 7.807 ; 8.559 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; 7.331 ; 7.988 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; 7.232 ; 7.837 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+
; KEY[*]    ; Clock10    ; -0.453 ; -0.929 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[0]   ; Clock10    ; -0.530 ; -1.272 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[1]   ; Clock10    ; -0.476 ; -1.064 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[2]   ; Clock10    ; -0.496 ; -1.013 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  KEY[3]   ; Clock10    ; -0.453 ; -0.929 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; SW[*]     ; Clock10    ; -0.396 ; -0.838 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[0]    ; Clock10    ; -0.461 ; -1.013 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; Clock10    ; -0.673 ; -1.359 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[2]    ; Clock10    ; -0.456 ; -0.945 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[3]    ; Clock10    ; -0.396 ; -0.838 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[4]    ; Clock10    ; -0.532 ; -1.179 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[5]    ; Clock10    ; -0.592 ; -1.184 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[6]    ; Clock10    ; -0.426 ; -0.934 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[7]    ; Clock10    ; -0.541 ; -1.206 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[8]    ; Clock10    ; -0.593 ; -1.200 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[9]    ; Clock10    ; -0.591 ; -1.183 ; Rise       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+-----------+------------+-------+--------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+--------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 9.142 ; 9.694  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 8.802 ; 9.154  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 9.142 ; 9.694  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 8.731 ; 9.047  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 8.987 ; 9.388  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 8.936 ; 9.275  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 8.674 ; 8.907  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 8.535 ; 8.312  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 9.030 ; 9.654  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 8.834 ; 9.270  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 8.504 ; 8.943  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 8.278 ; 8.486  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 9.030 ; 9.654  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 8.254 ; 8.461  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 8.853 ; 9.261  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 8.727 ; 8.512  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 9.462 ; 9.651  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 9.114 ; 9.651  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 8.023 ; 8.146  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 8.033 ; 8.389  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 8.055 ; 8.296  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 8.613 ; 9.032  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 9.049 ; 9.544  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 9.462 ; 9.015  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 9.902 ; 10.022 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 8.830 ; 9.401  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 9.030 ; 9.518  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 9.036 ; 9.633  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 9.434 ; 10.022 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 8.877 ; 9.258  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 8.421 ; 8.599  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 9.902 ; 9.293  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 8.875 ; 9.429  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 8.498 ; 8.802  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 8.875 ; 9.429  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 8.264 ; 8.568  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 8.269 ; 8.603  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 8.632 ; 8.988  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 8.444 ; 8.658  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 8.350 ; 8.640  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 8.523 ; 8.787  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 8.442 ; 8.621  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 8.661 ; 9.033  ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+--------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+
; HEX0[*]   ; Clock10    ; 3.151 ; 3.064 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[0]  ; Clock10    ; 3.357 ; 3.631 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[1]  ; Clock10    ; 3.463 ; 3.782 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[2]  ; Clock10    ; 3.288 ; 3.473 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[3]  ; Clock10    ; 3.412 ; 3.715 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[4]  ; Clock10    ; 3.361 ; 3.630 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[5]  ; Clock10    ; 3.151 ; 3.355 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX0[6]  ; Clock10    ; 3.239 ; 3.064 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX1[*]   ; Clock10    ; 3.027 ; 3.146 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[0]  ; Clock10    ; 3.333 ; 3.642 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[1]  ; Clock10    ; 3.194 ; 3.459 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[2]  ; Clock10    ; 3.048 ; 3.203 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[3]  ; Clock10    ; 3.484 ; 3.856 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[4]  ; Clock10    ; 3.027 ; 3.198 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[5]  ; Clock10    ; 3.344 ; 3.649 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX1[6]  ; Clock10    ; 3.338 ; 3.146 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX2[*]   ; Clock10    ; 2.919 ; 3.040 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[0]  ; Clock10    ; 3.484 ; 3.837 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[1]  ; Clock10    ; 2.919 ; 3.040 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[2]  ; Clock10    ; 3.030 ; 3.247 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[3]  ; Clock10    ; 2.959 ; 3.089 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[4]  ; Clock10    ; 3.256 ; 3.541 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[5]  ; Clock10    ; 3.476 ; 3.800 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX2[6]  ; Clock10    ; 3.742 ; 3.466 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; HEX3[*]   ; Clock10    ; 3.077 ; 3.256 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[0]  ; Clock10    ; 3.349 ; 3.669 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[1]  ; Clock10    ; 3.412 ; 3.757 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[2]  ; Clock10    ; 3.486 ; 3.853 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[3]  ; Clock10    ; 3.648 ; 3.976 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[4]  ; Clock10    ; 3.356 ; 3.620 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[5]  ; Clock10    ; 3.077 ; 3.256 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  HEX3[6]  ; Clock10    ; 3.878 ; 3.519 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
; LEDR[*]   ; Clock10    ; 3.058 ; 3.231 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[0]  ; Clock10    ; 3.197 ; 3.372 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[1]  ; Clock10    ; 3.356 ; 3.616 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[2]  ; Clock10    ; 3.090 ; 3.251 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[3]  ; Clock10    ; 3.088 ; 3.267 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[4]  ; Clock10    ; 3.168 ; 3.377 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[5]  ; Clock10    ; 3.122 ; 3.281 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[6]  ; Clock10    ; 3.112 ; 3.298 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[7]  ; Clock10    ; 3.129 ; 3.292 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[8]  ; Clock10    ; 3.058 ; 3.231 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  LEDR[9]  ; Clock10    ; 3.246 ; 3.460 ; Fall       ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; CLOCK_50     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_RESET_N ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[9] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HEX2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; HEX3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HEX3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HEX3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HEX3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HEX3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[9] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; HEX3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[9] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; HEX3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; HEX3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; HEX3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[9] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX0[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX1[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX2[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX2[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX2[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX2[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; HEX3[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; HEX3[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; HEX3[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                 ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Clock10                                                                  ; 0        ; 38       ; 0        ; 0        ;
; Clock10                                                                  ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 130      ; 0        ; 0        ; 0        ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 71579130 ; 570      ; 7647276  ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                  ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                               ; To Clock                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Clock10                                                                  ; 0        ; 38       ; 0        ; 0        ;
; Clock10                                                                  ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 130      ; 0        ; 0        ; 0        ;
; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 71579130 ; 570      ; 7647276  ; 0        ;
+--------------------------------------------------------------------------+--------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 22 01:37:44 2017
Info: Command: quartus_sta Project2 -c Project2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_CV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 30 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] does not match the master clock period requirement: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 139.878
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   139.878         0.000 Clock10 
    Info (332119):   194.847         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.296         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    56.065         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.333         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    49.731         0.000 Clock10 
    Info (332119):   248.632         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.878
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 139.878 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115): To Node      : HEX3[3]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    252.870      2.870  F        clock network delay
    Info (332115):    252.870      0.000     uTco  UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115):    252.870      0.000 FF  CELL  uiController|ss4|dOut[3]~3_NEW_REG8|q
    Info (332115):    256.674      3.804 FF    IC  HEX3[3]~output|i
    Info (332115):    260.022      3.348 FF  CELL  HEX3[3]~output|o
    Info (332115):    260.022      0.000 FF  CELL  HEX3[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    300.000    300.000           latch edge time
    Info (332115):    300.000      0.000  R        clock network delay
    Info (332115):    299.900     -0.100           clock uncertainty
    Info (332115):    399.900    100.000  F  oExt  HEX3[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :   260.022
    Info (332115): Data Required Time :   399.900
    Info (332115): Slack              :   139.878 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 194.847
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 194.847 
    Info (332115): ===================================================================
    Info (332115): From Node    : SW[7]
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): Launch Clock : Clock10
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           launch edge time
    Info (332115):    400.000      0.000  R        clock network delay
    Info (332115):    300.000   -100.000  F  iExt  SW[7]
    Info (332115):    300.000      0.000 FF    IC  SW[7]~input|i
    Info (332115):    300.928      0.928 FF  CELL  SW[7]~input|o
    Info (332115):    304.261      3.333 FF    IC  uiController|switchDebouncers[7]|count|count[5]~0|datac
    Info (332115):    304.767      0.506 FF  CELL  uiController|switchDebouncers[7]|count|count[5]~0|combout
    Info (332115):    305.080      0.313 FF    IC  uiController|switchDebouncers[7]|count|count[5]~1|dataf
    Info (332115):    305.172      0.092 FR  CELL  uiController|switchDebouncers[7]|count|count[5]~1|combout
    Info (332115):    305.874      0.702 RR    IC  uiController|switchDebouncers[7]|count|count[4]|sclr
    Info (332115):    306.667      0.793 RF  CELL  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    500.000    500.000           latch edge time
    Info (332115):    501.614      1.614  R        clock network delay
    Info (332115):    501.514     -0.100           clock uncertainty
    Info (332115):    501.514      0.000     uTsu  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :   306.667
    Info (332115): Data Required Time :   501.514
    Info (332115): Slack              :   194.847 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.296 
    Info (332115): ===================================================================
    Info (332115): From Node    : SW[3]
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[3]|stableState
    Info (332115): Launch Clock : Clock10
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  SW[3]
    Info (332115):      0.000      0.000 RR    IC  SW[3]~input|i
    Info (332115):      0.555      0.555 RR  CELL  SW[3]~input|o
    Info (332115):      2.832      2.277 RR    IC  uiController|switchDebouncers[3]|stableState~0|dataa
    Info (332115):      3.290      0.458 RR  CELL  uiController|switchDebouncers[3]|stableState~0|combout
    Info (332115):      3.290      0.000 RR    IC  uiController|switchDebouncers[3]|stableState|d
    Info (332115):      3.358      0.068 RR  CELL  UiController:uiController|Debouncer:switchDebouncers[3]|stableState
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.962      2.962  R        clock network delay
    Info (332115):      3.062      0.100           clock uncertainty
    Info (332115):      3.062      0.000      uTh  UiController:uiController|Debouncer:switchDebouncers[3]|stableState
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.358
    Info (332115): Data Required Time :     3.062
    Info (332115): Slack              :     0.296 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 56.065
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 56.065 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115): To Node      : HEX2[1]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    251.295      1.295  F        clock network delay
    Info (332115):    251.295      0.000     uTco  UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115):    251.295      0.000 RR  CELL  uiController|ss3|dOut[1]~1_NEW_REG18|q
    Info (332115):    252.848      1.553 RR    IC  HEX2[1]~output|i
    Info (332115):    256.165      3.317 RR  CELL  HEX2[1]~output|o
    Info (332115):    256.165      0.000 RR  CELL  HEX2[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    200.000      0.000  R        clock network delay
    Info (332115):    200.100      0.100           clock uncertainty
    Info (332115):    200.100      0.000  R  oExt  HEX2[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :   256.165
    Info (332115): Data Required Time :   200.100
    Info (332115): Slack              :    56.065 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.333 
    Info (332113): ===================================================================
    Info (332113): Node             : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.746      0.746 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.559      0.813 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      1.892      0.333 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      1.892      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -2.465     -4.357 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -2.465      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.727      1.738 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           CLOCK_50
    Info (332113):      8.333      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      9.079      0.746 RR  CELL  CLOCK_50~input|o
    Info (332113):      9.849      0.770 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):     10.159      0.310 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):     10.159      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):      5.063     -5.096 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):      5.063      0.000 FF    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):      6.533      1.470 FF  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):      7.606      1.073           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     8.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.731 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : Clock10
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     51.015      1.015 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           CLOCK_50
    Info (332113):    100.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    100.746      0.746 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    49.731
    Info (332113): Slack            :    49.731
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.632
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 248.632 
    Info (332113): ===================================================================
    Info (332113): Node             : DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a0~portb_address_reg10
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.746      0.746 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.559      0.813 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      1.892      0.333 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      1.892      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -2.465     -4.357 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -2.465      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.727      1.738 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):      0.355      1.082 RR    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):      0.665      0.310 RR  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):      2.394      1.729 RR    IC  dMemController|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      2.899      0.505 RF  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a0~portb_address_reg10
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    250.000    250.000           launch edge time
    Info (332113):    250.000      0.000           source latency
    Info (332113):    250.000      0.000           CLOCK_50
    Info (332113):    250.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    250.746      0.746 RR  CELL  CLOCK_50~input|o
    Info (332113):    251.516      0.770 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):    251.826      0.310 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):    251.826      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):    246.730     -5.096 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):    246.730      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):    248.200      1.470 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):    249.151      0.951 FF    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):    249.442      0.291 FF  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):    250.906      1.464 FF    IC  dMemController|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    251.283      0.377 FR  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a0~portb_address_reg10
    Info (332113):    252.621      1.338           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     1.090
    Info (332113): Actual Width     :   249.722
    Info (332113): Slack            :   248.632
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 140.430
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   140.430         0.000 Clock10 
    Info (332119):   191.341         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.314
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.314         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    55.733         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.333         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    49.741         0.000 Clock10 
    Info (332119):   248.568         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.430
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 140.430 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115): To Node      : HEX3[3]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    252.733      2.733  F        clock network delay
    Info (332115):    252.733      0.000     uTco  UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115):    252.733      0.000 FF  CELL  uiController|ss4|dOut[3]~3_NEW_REG8|q
    Info (332115):    256.342      3.609 FF    IC  HEX3[3]~output|i
    Info (332115):    259.470      3.128 FF  CELL  HEX3[3]~output|o
    Info (332115):    259.470      0.000 FF  CELL  HEX3[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    300.000    300.000           latch edge time
    Info (332115):    300.000      0.000  R        clock network delay
    Info (332115):    299.900     -0.100           clock uncertainty
    Info (332115):    399.900    100.000  F  oExt  HEX3[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :   259.470
    Info (332115): Data Required Time :   399.900
    Info (332115): Slack              :   140.430 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 191.341
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 191.341 
    Info (332115): ===================================================================
    Info (332115): From Node    : SW[7]
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): Launch Clock : Clock10
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           launch edge time
    Info (332115):    400.000      0.000  R        clock network delay
    Info (332115):    300.000   -100.000  F  iExt  SW[7]
    Info (332115):    300.000      0.000 FF    IC  SW[7]~input|i
    Info (332115):    304.539      4.539 FF  CELL  SW[7]~input|o
    Info (332115):    307.807      3.268 FF    IC  uiController|switchDebouncers[7]|count|count[5]~0|datac
    Info (332115):    308.387      0.580 FF  CELL  uiController|switchDebouncers[7]|count|count[5]~0|combout
    Info (332115):    308.667      0.280 FF    IC  uiController|switchDebouncers[7]|count|count[5]~1|dataf
    Info (332115):    308.768      0.101 FR  CELL  uiController|switchDebouncers[7]|count|count[5]~1|combout
    Info (332115):    309.371      0.603 RR    IC  uiController|switchDebouncers[7]|count|count[4]|sclr
    Info (332115):    310.183      0.812 RF  CELL  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    500.000    500.000           latch edge time
    Info (332115):    501.624      1.624  R        clock network delay
    Info (332115):    501.524     -0.100           clock uncertainty
    Info (332115):    501.524      0.000     uTsu  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :   310.183
    Info (332115): Data Required Time :   501.524
    Info (332115): Slack              :   191.341 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.314
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.314 
    Info (332115): ===================================================================
    Info (332115): From Node    : SW[3]
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[3]|stableState
    Info (332115): Launch Clock : Clock10
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R  iExt  SW[3]
    Info (332115):      0.000      0.000 RR    IC  SW[3]~input|i
    Info (332115):      0.540      0.540 RR  CELL  SW[3]~input|o
    Info (332115):      2.738      2.198 RR    IC  uiController|switchDebouncers[3]|stableState~0|dataa
    Info (332115):      3.249      0.511 RR  CELL  uiController|switchDebouncers[3]|stableState~0|combout
    Info (332115):      3.249      0.000 RR    IC  uiController|switchDebouncers[3]|stableState|d
    Info (332115):      3.320      0.071 RR  CELL  UiController:uiController|Debouncer:switchDebouncers[3]|stableState
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.906      2.906  R        clock network delay
    Info (332115):      3.006      0.100           clock uncertainty
    Info (332115):      3.006      0.000      uTh  UiController:uiController|Debouncer:switchDebouncers[3]|stableState
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.320
    Info (332115): Data Required Time :     3.006
    Info (332115): Slack              :     0.314 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.733
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 55.733 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115): To Node      : HEX2[1]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    251.278      1.278  F        clock network delay
    Info (332115):    251.278      0.000     uTco  UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115):    251.278      0.000 RR  CELL  uiController|ss3|dOut[1]~1_NEW_REG18|q
    Info (332115):    252.717      1.439 RR    IC  HEX2[1]~output|i
    Info (332115):    255.833      3.116 RR  CELL  HEX2[1]~output|o
    Info (332115):    255.833      0.000 RR  CELL  HEX2[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    200.000      0.000  R        clock network delay
    Info (332115):    200.100      0.100           clock uncertainty
    Info (332115):    200.100      0.000  R  oExt  HEX2[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :   255.833
    Info (332115): Data Required Time :   200.100
    Info (332115): Slack              :    55.733 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.333 
    Info (332113): ===================================================================
    Info (332113): Node             : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.765      0.765 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.562      0.797 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      1.895      0.333 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      1.895      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -2.508     -4.403 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -2.508      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.806      1.702 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           CLOCK_50
    Info (332113):      8.333      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      9.098      0.765 RR  CELL  CLOCK_50~input|o
    Info (332113):      9.862      0.764 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):     10.174      0.312 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):     10.174      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):      5.029     -5.145 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):      5.029      0.000 FF    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):      6.504      1.475 FF  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):      7.527      1.023           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     8.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.741 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : Clock10
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     51.024      1.024 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           CLOCK_50
    Info (332113):    100.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    100.765      0.765 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    49.741
    Info (332113): Slack            :    49.741
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.568
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 248.568 
    Info (332113): ===================================================================
    Info (332113): Node             : DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~portb_address_reg10
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.765      0.765 RR  CELL  CLOCK_50~input|o
    Info (332113):      1.562      0.797 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      1.895      0.333 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      1.895      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -2.508     -4.403 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -2.508      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.806      1.702 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):      0.275      1.081 RR    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):      0.603      0.328 RR  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):      2.376      1.773 RR    IC  dMemController|data_rtl_0|auto_generated|ram_block1a16|clk0
    Info (332113):      2.885      0.509 RF  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~portb_address_reg10
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    250.000    250.000           launch edge time
    Info (332113):    250.000      0.000           source latency
    Info (332113):    250.000      0.000           CLOCK_50
    Info (332113):    250.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    250.765      0.765 RR  CELL  CLOCK_50~input|o
    Info (332113):    251.529      0.764 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):    251.841      0.312 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):    251.841      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):    246.696     -5.145 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):    246.696      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):    248.171      1.475 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):    249.135      0.964 FF    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):    249.446      0.311 FF  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):    250.888      1.442 FF    IC  dMemController|data_rtl_0|auto_generated|ram_block1a16|clk0
    Info (332113):    251.275      0.387 FR  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~portb_address_reg10
    Info (332113):    252.543      1.268           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     1.090
    Info (332113): Actual Width     :   249.658
    Info (332113): Slack            :   248.568
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 144.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   144.414         0.000 Clock10 
    Info (332119):   194.781         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.182         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    53.158         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.333         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    49.336         0.000 Clock10 
    Info (332119):   248.886         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.414
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 144.414 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115): To Node      : HEX3[3]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    250.945      0.945  F        clock network delay
    Info (332115):    250.945      0.000     uTco  UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115):    250.945      0.000 FF  CELL  uiController|ss4|dOut[3]~3_NEW_REG8|q
    Info (332115):    253.348      2.403 FF    IC  HEX3[3]~output|i
    Info (332115):    255.486      2.138 FF  CELL  HEX3[3]~output|o
    Info (332115):    255.486      0.000 FF  CELL  HEX3[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    300.000    300.000           latch edge time
    Info (332115):    300.000      0.000  R        clock network delay
    Info (332115):    299.900     -0.100           clock uncertainty
    Info (332115):    399.900    100.000  F  oExt  HEX3[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :   255.486
    Info (332115): Data Required Time :   399.900
    Info (332115): Slack              :   144.414 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 194.781
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 194.781 
    Info (332115): ===================================================================
    Info (332115): From Node    : SW[7]
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): Launch Clock : Clock10
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           launch edge time
    Info (332115):    400.000      0.000  R        clock network delay
    Info (332115):    300.000   -100.000  F  iExt  SW[7]
    Info (332115):    300.000      0.000 FF    IC  SW[7]~input|i
    Info (332115):    302.651      2.651 FF  CELL  SW[7]~input|o
    Info (332115):    304.472      1.821 FF    IC  uiController|switchDebouncers[7]|count|count[5]~0|datac
    Info (332115):    304.633      0.161 FR  CELL  uiController|switchDebouncers[7]|count|count[5]~0|combout
    Info (332115):    304.787      0.154 RR    IC  uiController|switchDebouncers[7]|count|count[5]~1|dataf
    Info (332115):    304.826      0.039 RF  CELL  uiController|switchDebouncers[7]|count|count[5]~1|combout
    Info (332115):    305.212      0.386 FF    IC  uiController|switchDebouncers[7]|count|count[4]|sclr
    Info (332115):    305.589      0.377 FR  CELL  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    500.000    500.000           latch edge time
    Info (332115):    500.470      0.470  R        clock network delay
    Info (332115):    500.370     -0.100           clock uncertainty
    Info (332115):    500.370      0.000     uTsu  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :   305.589
    Info (332115): Data Required Time :   500.370
    Info (332115): Slack              :   194.781 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.182 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|Debouncer:switchDebouncers[7]|stableState
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[7]|stableState
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.472      0.472  R        clock network delay
    Info (332115):      0.472      0.000     uTco  UiController:uiController|Debouncer:switchDebouncers[7]|stableState
    Info (332115):      0.472      0.000 FF  CELL  uiController|switchDebouncers[7]|stableState|q
    Info (332115):      0.472      0.000 FF    IC  uiController|switchDebouncers[7]|stableState~0|datae
    Info (332115):      0.664      0.192 FF  CELL  uiController|switchDebouncers[7]|stableState~0|combout
    Info (332115):      0.664      0.000 FF    IC  uiController|switchDebouncers[7]|stableState|d
    Info (332115):      0.689      0.025 FF  CELL  UiController:uiController|Debouncer:switchDebouncers[7]|stableState
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.055      1.055  R        clock network delay
    Info (332115):      0.507     -0.548           clock pessimism
    Info (332115):      0.507      0.000           clock uncertainty
    Info (332115):      0.507      0.000      uTh  UiController:uiController|Debouncer:switchDebouncers[7]|stableState
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.689
    Info (332115): Data Required Time :     0.507
    Info (332115): Slack              :     0.182 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.158
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 53.158 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115): To Node      : HEX2[1]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    250.325      0.325  F        clock network delay
    Info (332115):    250.325      0.000     uTco  UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115):    250.325      0.000 RR  CELL  uiController|ss3|dOut[1]~1_NEW_REG18|q
    Info (332115):    251.105      0.780 RR    IC  HEX2[1]~output|i
    Info (332115):    253.258      2.153 RR  CELL  HEX2[1]~output|o
    Info (332115):    253.258      0.000 RR  CELL  HEX2[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    200.000      0.000  R        clock network delay
    Info (332115):    200.100      0.100           clock uncertainty
    Info (332115):    200.100      0.000  R  oExt  HEX2[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :   253.258
    Info (332115): Data Required Time :   200.100
    Info (332115): Slack              :    53.158 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.333 
    Info (332113): ===================================================================
    Info (332113): Node             : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.239      0.239 RR  CELL  CLOCK_50~input|o
    Info (332113):      0.584      0.345 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      0.742      0.158 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      0.742      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -1.829     -2.571 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -1.829      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.866      0.963 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           CLOCK_50
    Info (332113):      8.333      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      8.572      0.239 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.909      0.337 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      9.058      0.149 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      9.058      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):      6.158     -2.900 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):      6.158      0.000 FF    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):      6.982      0.824 FF  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):      7.467      0.485           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     8.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.336 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : Clock10
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     50.903      0.903 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           CLOCK_50
    Info (332113):    100.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    100.239      0.239 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    49.336
    Info (332113): Slack            :    49.336
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 248.886 
    Info (332113): ===================================================================
    Info (332113): Node             : DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a0~portb_address_reg10
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.239      0.239 RR  CELL  CLOCK_50~input|o
    Info (332113):      0.584      0.345 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      0.742      0.158 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      0.742      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -1.829     -2.571 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -1.829      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.866      0.963 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):     -0.382      0.484 RR    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):     -0.239      0.143 RR  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):      0.820      1.059 RR    IC  dMemController|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      1.081      0.261 RF  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a0~portb_address_reg10
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    250.000    250.000           launch edge time
    Info (332113):    250.000      0.000           source latency
    Info (332113):    250.000      0.000           CLOCK_50
    Info (332113):    250.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    250.239      0.239 RR  CELL  CLOCK_50~input|o
    Info (332113):    250.576      0.337 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):    250.725      0.149 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):    250.725      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):    247.825     -2.900 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):    247.825      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):    248.649      0.824 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):    249.078      0.429 FF    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):    249.216      0.138 FF  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):    250.136      0.920 FF    IC  dMemController|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):    250.333      0.197 FR  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a0~portb_address_reg10
    Info (332113):    250.919      0.586           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :   249.838
    Info (332113): Slack            :   248.886
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] does not match the master clock period requirement: 20.000
Info (332146): Worst-case setup slack is 145.012
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   145.012         0.000 Clock10 
    Info (332119):   196.713         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.174         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    52.819         0.000 Clock10 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.333
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.333         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):    49.286         0.000 Clock10 
    Info (332119):   248.886         0.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.012
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 145.012 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115): To Node      : HEX3[3]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    250.858      0.858  F        clock network delay
    Info (332115):    250.858      0.000     uTco  UiController:uiController|SevenSeg:ss4|dOut[3]~3_OTERM9
    Info (332115):    250.858      0.000 FF  CELL  uiController|ss4|dOut[3]~3_NEW_REG8|q
    Info (332115):    252.969      2.111 FF    IC  HEX3[3]~output|i
    Info (332115):    254.888      1.919 FF  CELL  HEX3[3]~output|o
    Info (332115):    254.888      0.000 FF  CELL  HEX3[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    300.000    300.000           latch edge time
    Info (332115):    300.000      0.000  R        clock network delay
    Info (332115):    299.900     -0.100           clock uncertainty
    Info (332115):    399.900    100.000  F  oExt  HEX3[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :   254.888
    Info (332115): Data Required Time :   399.900
    Info (332115): Slack              :   145.012 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 196.713
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 196.713 
    Info (332115): ===================================================================
    Info (332115): From Node    : SW[7]
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): Launch Clock : Clock10
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    400.000    400.000           launch edge time
    Info (332115):    400.000      0.000  R        clock network delay
    Info (332115):    300.000   -100.000  F  iExt  SW[7]
    Info (332115):    300.000      0.000 FF    IC  SW[7]~input|i
    Info (332115):    300.895      0.895 FF  CELL  SW[7]~input|o
    Info (332115):    302.573      1.678 FF    IC  uiController|switchDebouncers[7]|count|count[5]~0|datac
    Info (332115):    302.732      0.159 FR  CELL  uiController|switchDebouncers[7]|count|count[5]~0|combout
    Info (332115):    302.868      0.136 RR    IC  uiController|switchDebouncers[7]|count|count[5]~1|dataf
    Info (332115):    302.910      0.042 RF  CELL  uiController|switchDebouncers[7]|count|count[5]~1|combout
    Info (332115):    303.250      0.340 FF    IC  uiController|switchDebouncers[7]|count|count[4]|sclr
    Info (332115):    303.601      0.351 FR  CELL  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    500.000    500.000           latch edge time
    Info (332115):    500.414      0.414  R        clock network delay
    Info (332115):    500.314     -0.100           clock uncertainty
    Info (332115):    500.314      0.000     uTsu  UiController:uiController|Debouncer:switchDebouncers[7]|counter:count|count[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :   303.601
    Info (332115): Data Required Time :   500.314
    Info (332115): Slack              :   196.713 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.174
    Info (332115): -to_clock [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.174 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|Debouncer:switchDebouncers[8]|stableState
    Info (332115): To Node      : UiController:uiController|Debouncer:switchDebouncers[8]|stableState
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.416      0.416  R        clock network delay
    Info (332115):      0.416      0.000     uTco  UiController:uiController|Debouncer:switchDebouncers[8]|stableState
    Info (332115):      0.416      0.000 FF  CELL  uiController|switchDebouncers[8]|stableState|q
    Info (332115):      0.416      0.000 FF    IC  uiController|switchDebouncers[8]|stableState~0|datae
    Info (332115):      0.597      0.181 FF  CELL  uiController|switchDebouncers[8]|stableState~0|combout
    Info (332115):      0.597      0.000 FF    IC  uiController|switchDebouncers[8]|stableState|d
    Info (332115):      0.621      0.024 FF  CELL  UiController:uiController|Debouncer:switchDebouncers[8]|stableState
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.972      0.972  R        clock network delay
    Info (332115):      0.447     -0.525           clock pessimism
    Info (332115):      0.447      0.000           clock uncertainty
    Info (332115):      0.447      0.000      uTh  UiController:uiController|Debouncer:switchDebouncers[8]|stableState
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.621
    Info (332115): Data Required Time :     0.447
    Info (332115): Slack              :     0.174 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.819
    Info (332115): -to_clock [get_clocks {Clock10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 52.819 
    Info (332115): ===================================================================
    Info (332115): From Node    : UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115): To Node      : HEX2[1]
    Info (332115): Launch Clock : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : Clock10
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    250.000    250.000           launch edge time
    Info (332115):    250.286      0.286  F        clock network delay
    Info (332115):    250.286      0.000     uTco  UiController:uiController|SevenSeg:ss3|dOut[1]~1_OTERM19
    Info (332115):    250.286      0.000 RR  CELL  uiController|ss3|dOut[1]~1_NEW_REG18|q
    Info (332115):    250.968      0.682 RR    IC  HEX2[1]~output|i
    Info (332115):    252.919      1.951 RR  CELL  HEX2[1]~output|o
    Info (332115):    252.919      0.000 RR  CELL  HEX2[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    200.000    200.000           latch edge time
    Info (332115):    200.000      0.000  R        clock network delay
    Info (332115):    200.100      0.100           clock uncertainty
    Info (332115):    200.100      0.000  R  oExt  HEX2[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :   252.919
    Info (332115): Data Required Time :   200.100
    Info (332115): Slack              :    52.819 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.333 
    Info (332113): ===================================================================
    Info (332113): Node             : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.213      0.213 RR  CELL  CLOCK_50~input|o
    Info (332113):      0.558      0.345 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      0.711      0.153 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      0.711      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -1.825     -2.536 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -1.825      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.904      0.921 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      8.333      8.333           launch edge time
    Info (332113):      8.333      0.000           source latency
    Info (332113):      8.333      0.000           CLOCK_50
    Info (332113):      8.333      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      8.546      0.213 RR  CELL  CLOCK_50~input|o
    Info (332113):      8.883      0.337 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      9.026      0.143 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      9.026      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):      6.170     -2.856 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):      6.170      0.000 FF    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):      6.967      0.797 FF  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):      7.429      0.462           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :     8.333
    Info (332113): Slack            :     8.333
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286
    Info (332113): Targets: [get_clocks {Clock10}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 49.286 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_50~input|o
    Info (332113): Clock            : Clock10
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     50.000     50.000           launch edge time
    Info (332113):     50.000      0.000           source latency
    Info (332113):     50.000      0.000           CLOCK_50
    Info (332113):     50.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     50.927      0.927 FF  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    100.000    100.000           launch edge time
    Info (332113):    100.000      0.000           source latency
    Info (332113):    100.000      0.000           CLOCK_50
    Info (332113):    100.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    100.213      0.213 RR  CELL  CLOCK_50~input|o
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    49.286
    Info (332113): Slack            :    49.286
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886
    Info (332113): Targets: [get_clocks {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 248.886 
    Info (332113): ===================================================================
    Info (332113): Node             : DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a10~portb_address_reg10
    Info (332113): Clock            : PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_50
    Info (332113):      0.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):      0.213      0.213 RR  CELL  CLOCK_50~input|o
    Info (332113):      0.558      0.345 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):      0.711      0.153 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):      0.711      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):     -1.825     -2.536 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):     -1.825      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):     -0.904      0.921 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):     -0.420      0.484 RR    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):     -0.274      0.146 RR  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):      0.771      1.045 RR    IC  dMemController|data_rtl_0|auto_generated|ram_block1a10|clk0
    Info (332113):      1.025      0.254 RF  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a10~portb_address_reg10
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):    250.000    250.000           launch edge time
    Info (332113):    250.000      0.000           source latency
    Info (332113):    250.000      0.000           CLOCK_50
    Info (332113):    250.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):    250.213      0.213 RR  CELL  CLOCK_50~input|o
    Info (332113):    250.550      0.337 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkin[0]
    Info (332113):    250.693      0.143 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT|clkout
    Info (332113):    250.693      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin
    Info (332113):    247.837     -2.856 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332113):    247.837      0.000 RR    IC  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]
    Info (332113):    248.634      0.797 RR  CELL  PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332113):    249.063      0.429 FF    IC  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|inclk
    Info (332113):    249.204      0.141 FF  CELL  PLL_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0|outclk
    Info (332113):    250.107      0.903 FF    IC  dMemController|data_rtl_0|auto_generated|ram_block1a10|clk0
    Info (332113):    250.299      0.192 FR  CELL  DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a10~portb_address_reg10
    Info (332113):    250.863      0.564           clock pessimism
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :   249.838
    Info (332113): Slack            :   248.886
    Info (332113): ===================================================================
    Info (332113): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (144001): Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 1106 megabytes
    Info: Processing ended: Wed Nov 22 01:37:58 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:13


+-----------------------------------------------+
; TimeQuest Timing Analyzer Suppressed Messages ;
+-----------------------------------------------+
The suppressed messages can be found in C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg.


