--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml elapsedtimens3.twx elapsedtimens3.ncd -o elapsedtimens3.twr
elapsedtimens3.pcf

Design file:              elapsedtimens3.ncd
Physical constraint file: elapsedtimens3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65078 paths analyzed, 132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.256ns.
--------------------------------------------------------------------------------

Paths for end point M0/clkq_2 (SLICE_X13Y36.C1), 950 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.221ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CMUX    Tcinc                 0.261   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X8Y41.C2       net (fanout=1)        0.996   M0/clkq[31]_GND_2_o_add_1_OUT<18>
    SLICE_X8Y41.COUT     Topcyc                0.295   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lut<2>
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   M0/Mcompar_n0001_cy<3>
    SLICE_X8Y42.BMUX     Tcinb                 0.222   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.C1      net (fanout=33)       1.412   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_2_rstpot
                                                       M0/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.221ns (2.098ns logic, 3.123ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.202ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.BMUX    Tcinb                 0.292   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X8Y42.A1       net (fanout=1)        0.832   M0/clkq[31]_GND_2_o_add_1_OUT<25>
    SLICE_X8Y42.BMUX     Topab                 0.476   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_lutdi3
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.C1      net (fanout=33)       1.412   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_2_rstpot
                                                       M0/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.202ns (2.240ns logic, 2.962ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.BMUX    Tcinb                 0.292   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X8Y42.A1       net (fanout=1)        0.832   M0/clkq[31]_GND_2_o_add_1_OUT<25>
    SLICE_X8Y42.BMUX     Topab                 0.469   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_lut<4>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.C1      net (fanout=33)       1.412   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_2_rstpot
                                                       M0/clkq_2
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (2.233ns logic, 2.962ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkq_7 (SLICE_X13Y37.D3), 950 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CMUX    Tcinc                 0.261   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X8Y41.C2       net (fanout=1)        0.996   M0/clkq[31]_GND_2_o_add_1_OUT<18>
    SLICE_X8Y41.COUT     Topcyc                0.295   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lut<2>
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   M0/Mcompar_n0001_cy<3>
    SLICE_X8Y42.BMUX     Tcinb                 0.222   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y37.D3      net (fanout=33)       1.283   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y37.CLK     Tas                   0.322   M0/clkq<7>
                                                       M0/clkq_7_rstpot
                                                       M0/clkq_7
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (2.098ns logic, 2.994ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.BMUX    Tcinb                 0.292   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X8Y42.A1       net (fanout=1)        0.832   M0/clkq[31]_GND_2_o_add_1_OUT<25>
    SLICE_X8Y42.BMUX     Topab                 0.476   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_lutdi3
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y37.D3      net (fanout=33)       1.283   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y37.CLK     Tas                   0.322   M0/clkq<7>
                                                       M0/clkq_7_rstpot
                                                       M0/clkq_7
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (2.240ns logic, 2.833ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.BMUX    Tcinb                 0.292   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X8Y42.A1       net (fanout=1)        0.832   M0/clkq[31]_GND_2_o_add_1_OUT<25>
    SLICE_X8Y42.BMUX     Topab                 0.469   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_lut<4>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y37.D3      net (fanout=33)       1.283   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y37.CLK     Tas                   0.322   M0/clkq<7>
                                                       M0/clkq_7_rstpot
                                                       M0/clkq_7
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (2.233ns logic, 2.833ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point M0/clkq_1 (SLICE_X13Y36.B3), 950 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CMUX    Tcinc                 0.261   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X8Y41.C2       net (fanout=1)        0.996   M0/clkq[31]_GND_2_o_add_1_OUT<18>
    SLICE_X8Y41.COUT     Topcyc                0.295   M0/Mcompar_n0001_cy<3>
                                                       M0/Mcompar_n0001_lut<2>
                                                       M0/Mcompar_n0001_cy<3>
    SLICE_X8Y42.CIN      net (fanout=1)        0.003   M0/Mcompar_n0001_cy<3>
    SLICE_X8Y42.BMUX     Tcinb                 0.222   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.B3      net (fanout=33)       1.292   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_1_rstpot
                                                       M0/clkq_1
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (2.098ns logic, 3.003ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.BMUX    Tcinb                 0.292   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X8Y42.A1       net (fanout=1)        0.832   M0/clkq[31]_GND_2_o_add_1_OUT<25>
    SLICE_X8Y42.BMUX     Topab                 0.476   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_lutdi3
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.B3      net (fanout=33)       1.292   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_1_rstpot
                                                       M0/clkq_1
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (2.240ns logic, 2.842ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M0/clkq_0 (FF)
  Destination:          M0/clkq_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.075ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M0/clkq_0 to M0/clkq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   M0/clkq<3>
                                                       M0/clkq_0
    SLICE_X10Y36.A2      net (fanout=2)        0.621   M0/clkq<0>
    SLICE_X10Y36.COUT    Topcya                0.379   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_lut<0>_INV_0
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<3>
    SLICE_X10Y37.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<7>
    SLICE_X10Y38.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<11>
    SLICE_X10Y39.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.CIN     net (fanout=1)        0.082   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<15>
    SLICE_X10Y40.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<19>
    SLICE_X10Y41.COUT    Tbyp                  0.076   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.CIN     net (fanout=1)        0.003   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<23>
    SLICE_X10Y42.BMUX    Tcinb                 0.292   M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
                                                       M0/Madd_clkq[31]_GND_2_o_add_1_OUT_cy<27>
    SLICE_X8Y42.A1       net (fanout=1)        0.832   M0/clkq[31]_GND_2_o_add_1_OUT<25>
    SLICE_X8Y42.BMUX     Topab                 0.469   M0/Mcompar_n0001_cy<5>
                                                       M0/Mcompar_n0001_lut<4>
                                                       M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.B3      net (fanout=33)       1.292   M0/Mcompar_n0001_cy<5>
    SLICE_X13Y36.CLK     Tas                   0.322   M0/clkq<3>
                                                       M0/clkq_1_rstpot
                                                       M0/clkq_1
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (2.233ns logic, 2.842ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M1/sclclk (SLICE_X17Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/sclclk (FF)
  Destination:          M1/sclclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/sclclk to M1/sclclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y33.DQ      Tcko                  0.198   M1/sclclk
                                                       M1/sclclk
    SLICE_X17Y33.D6      net (fanout=2)        0.025   M1/sclclk
    SLICE_X17Y33.CLK     Tah         (-Th)    -0.215   M1/sclclk
                                                       M1/sclclk_BUFG_LUT1_INV_0
                                                       M1/sclclk
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point M0/sclclk (SLICE_X15Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M0/sclclk (FF)
  Destination:          M0/sclclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M0/sclclk to M0/sclclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y48.DQ      Tcko                  0.198   M0/sclclk
                                                       M0/sclclk
    SLICE_X15Y48.D6      net (fanout=10)       0.031   M0/sclclk
    SLICE_X15Y48.CLK     Tah         (-Th)    -0.215   M0/sclclk
                                                       M0/sclclk_INV_1_o1_INV_0
                                                       M0/sclclk
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point M1/clkq_0 (SLICE_X13Y16.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M1/clkq_0 (FF)
  Destination:          M1/clkq_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M1/clkq_0 to M1/clkq_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y16.AQ      Tcko                  0.198   M1/clkq<3>
                                                       M1/clkq_0
    SLICE_X12Y16.A2      net (fanout=2)        0.374   M1/clkq<0>
    SLICE_X12Y16.AMUX    Topaa                 0.244   M1/Mcount_clkq_cy<3>
                                                       M1/Mcount_clkq_lut<0>_INV_0
                                                       M1/Mcount_clkq_cy<3>
    SLICE_X13Y16.A4      net (fanout=1)        0.109   Result<0>
    SLICE_X13Y16.CLK     Tah         (-Th)    -0.215   M1/clkq<3>
                                                       M1/clkq_0_rstpot
                                                       M1/clkq_0
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.657ns logic, 0.483ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: M1/clkq<3>/CLK
  Logical resource: M1/clkq_0/CK
  Location pin: SLICE_X13Y16.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: M1/clkq<3>/CLK
  Logical resource: M1/clkq_1/CK
  Location pin: SLICE_X13Y16.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.256|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 65078 paths, 0 nets, and 365 connections

Design statistics:
   Minimum period:   5.256ns{1}   (Maximum frequency: 190.259MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 28 13:05:55 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



