{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1651176887012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1651176887012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 28 23:14:46 2022 " "Processing started: Thu Apr 28 23:14:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1651176887012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1651176887012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1651176887012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1651176887447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "declare.vhd 1 0 " "Found 1 design units, including 0 entities, in source file declare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Declarations " "Found design unit 1: Declarations" {  } { { "Declare.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Declare.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651176888086 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator CtrlLogic_tb.vhd(49) " "VHDL syntax error at CtrlLogic_tb.vhd(49) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "simulation/modelsim/CtrlLogic_tb.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/simulation/modelsim/CtrlLogic_tb.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1651176888090 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<\";  expecting \"(\", or an identifier, or  unary operator CtrlLogic_tb.vhd(50) " "VHDL syntax error at CtrlLogic_tb.vhd(50) near text \"<\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "simulation/modelsim/CtrlLogic_tb.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/simulation/modelsim/CtrlLogic_tb.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1651176888090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/ctrllogic_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file simulation/modelsim/ctrllogic_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651176888091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-RTL " "Found design unit 1: Reg-RTL" {  } { { "Reg.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Reg.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651176888095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-DataFlow " "Found design unit 1: Adder-DataFlow" {  } { { "Adder.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888098 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651176888098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrllogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrllogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CtrlLogic-DataFlow " "Found design unit 1: CtrlLogic-DataFlow" {  } { { "CtrlLogic.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/CtrlLogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888103 ""} { "Info" "ISGN_ENTITY_NAME" "1 CtrlLogic " "Found entity 1: CtrlLogic" {  } { { "CtrlLogic.vhd" "" { Text "C:/Users/v4ngbz/Documents/Quartus/DD2/Exercise6/CtrlLogic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1651176888103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1651176888103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1651176888267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 28 23:14:48 2022 " "Processing ended: Thu Apr 28 23:14:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1651176888267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1651176888267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1651176888267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1651176888267 ""}
