// Seed: 1349312131
module module_0 ();
endmodule
module module_1 #(
    parameter id_1 = 32'd60
) (
    input  wor  id_0,
    input  wire _id_1,
    output tri1 id_2
);
  assign id_2 = -1;
  wire \id_4 ;
  buf primCall (id_2, id_5);
  parameter [-1 'h0 : id_1] id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd46,
    parameter id_4 = 32'd7
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output wire id_1;
  wire id_3;
  wire _id_4;
  module_0 modCall_1 ();
  logic [id_2 : !  1] id_5;
  ;
  assign id_3 = id_5[id_4];
  wire [1 : 1] id_6;
endmodule
