/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~((in_data[57] | celloutsig_0_0z[2]) & (in_data[36] | in_data[74]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_5z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_2z) & (in_data[127] | celloutsig_1_4z));
  assign celloutsig_0_7z = in_data[17] ^ celloutsig_0_3z;
  assign celloutsig_0_13z = celloutsig_0_7z ^ celloutsig_0_3z;
  assign celloutsig_1_3z = celloutsig_1_0z ^ celloutsig_1_1z;
  reg [8:0] _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 9'h000;
    else _07_ <= { in_data[74:67], celloutsig_0_4z };
  assign out_data[40:32] = _07_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[26:23] & in_data[81:78];
  assign celloutsig_1_11z = { in_data[190], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z[5:4], celloutsig_1_8z[5], celloutsig_1_8z[2:0], celloutsig_1_4z } & { in_data[184:179], celloutsig_1_8z[5:4], celloutsig_1_8z[5], celloutsig_1_8z[2:0], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[137:117], celloutsig_1_9z[4:2], 1'h0, celloutsig_1_9z[0], celloutsig_1_2z, celloutsig_1_9z[4:2], 1'h0, celloutsig_1_9z[0], celloutsig_1_13z, celloutsig_1_8z[5:4], celloutsig_1_8z[5], celloutsig_1_8z[2:0], celloutsig_1_6z, celloutsig_1_5z, _00_ } > { celloutsig_1_9z[4:2], 1'h0, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, _00_, celloutsig_1_8z[5:4], celloutsig_1_8z[5], celloutsig_1_8z[2:0], celloutsig_1_5z, celloutsig_1_16z, _00_, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_4z = { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z } > { in_data[16:10], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[145:129] > in_data[133:117];
  assign celloutsig_1_1z = { in_data[165:164], celloutsig_1_0z } > { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[40:27], celloutsig_0_1z } > { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_8z[2], celloutsig_1_9z[4:2], 1'h0, celloutsig_1_9z[0], celloutsig_1_0z } > { celloutsig_1_12z[14:12], 1'h0, celloutsig_1_12z[10:9], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_11z[3:1], celloutsig_1_1z, celloutsig_1_7z } || { _00_, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[169:160] || { in_data[178:173], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[130:125], celloutsig_1_2z } || { in_data[163:160], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_8z[4], celloutsig_1_8z[5], celloutsig_1_8z[2:0] } || celloutsig_1_12z[6:2];
  assign celloutsig_0_3z = | { in_data[32:30], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = | { in_data[165:148], celloutsig_1_0z };
  assign celloutsig_1_10z = | { in_data[169:168], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_16z = | { _00_[3:2], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_14z };
  assign { celloutsig_1_8z[1], celloutsig_1_8z[5], celloutsig_1_8z[0], celloutsig_1_8z[4], celloutsig_1_8z[2] } = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } & { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign { celloutsig_1_9z[2], celloutsig_1_9z[0], celloutsig_1_9z[3], celloutsig_1_9z[4] } = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z[5] };
  assign { celloutsig_1_12z[16:12], celloutsig_1_12z[10:4], celloutsig_1_12z[2], celloutsig_1_12z[0], celloutsig_1_12z[3], celloutsig_1_12z[1] } = { celloutsig_1_11z[12:8], celloutsig_1_11z[6:0], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z } & { in_data[171:170], celloutsig_1_9z[4:2], celloutsig_1_9z[0], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_8z[5:4], celloutsig_1_8z[5], celloutsig_1_8z[1], celloutsig_1_6z, celloutsig_1_8z[2], celloutsig_1_8z[0] };
  assign celloutsig_1_12z[11] = 1'h0;
  assign celloutsig_1_8z[3] = celloutsig_1_8z[5];
  assign celloutsig_1_9z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z };
endmodule
