<p align="center">
  <img src="image.jpg" alt="WELCOME TO MY PROFILE waveform" width="70%">
  <br>
  <b>VLSI Waveform Art:</b> â€œWELCOME TO MY PROFILEâ€<br>
  <i>Created using digital logic signals and waveform viewer â€“ code truly speaks!</i>
</p>

<h1 align="center">Hi, I'm Jayavardhan Nakka ğŸ‘‹</h1>
<p align="center">
<img src="https://komarev.com/ghpvc/?username=Jayavardhan-016&style=flat-square&color=blue" alt="Profile Views">
  </p>

<p align="center">
Entry-Level Design Verification Engineer | Skilled in Verilog, SystemVerilog & UVM | Cadence Certified | RTL & Functional Verification | Open to VLSI Opportunities
</p>

---

### ğŸš€ **About Me**
- VLSI enthusiast & aspiring DV engineer
- Passionate about hardware verification, scalable testbenches
- Proficient in Verilog, SystemVerilog, UVM, Python, C, digital logic
- Hands-on with Cadence, Xilinx, and EDA flows  
- Open to collaborate on VLSI, RTL, DV

---

### ğŸŒŸ **Project Portfolio**
| Project | Description & Features | Tech Stack | Links |
|---------|-----------------------|------------|-------|
| **SRAM Design & Verification** | 8Ã—8 SRAM RTL to synthesis, mailbox TB, timing/power/area | Verilog, SystemVerilog, Cadence, Xilinx | [GitHub](https://github.com/Jayavardhan-016/SRAM) |
| **TASNova Processor & Assembler** | Modular processor, assembler, customizable ISA, ALU, reg file | SystemVerilog | [GitHub](https://github.com/Jayavardhan-016/TASNova-A-Custom-32-bit-Processor-Assembler-) |
| **25 Days of Verilog** | Daily mini-projects: RTL, TB, waveform screenshots | Verilog | [GitHub](https://github.com/Jayavardhan-016/Verilog-Systemverilog) |
| **Mini VLSI Projects** | Adders, counters, FSMs in Verilog/SystemVerilog | Verilog, SystemVerilog | [GitHub](https://github.com/Jayavardhan-016/MINI-PROJECTS) |
| **Automatic Traffic System** | Real-time traffic control on 8051, Assembly & Proteus demo | Assembly, 8051 | [GitHub](https://github.com/Jayavardhan-016/4-Way-Traffic-Control-System-) |

---

### ğŸ› ï¸ **Technical Skills**
- **Languages:** Verilog, SystemVerilog, UVM, C, Python
- **EDA Tools:** Cadence, Xilinx, ModelSim, Proteus, Keil
- **Verification:** Functional, assertion, mailbox, transaction-level
- **Digital Design:** RTL, simulation, debug
- **Other:** IoT, 8051/8086 MCUs

---

### ğŸ“ **Education**
- **B.Tech, ECE**  
  Aditya College of Engineering & Technology, JNTUK | 7.5 CGPA (2023â€“26)
- **Diploma, ECE**  
  Sai Ganapathi Polytechnic College | 73% | (2020â€“23)

---

### ğŸ… **Certifications & Achievements**
- Cadence VLSI, Digital IC, Verilog, SystemVerilog
- NPTEL Microprocessor Interfacing
- 1st Prize: Embedded Bootcamp (RTech)
- Winner: ISHIP1 Innovation Challenge

---
### ğŸ“Š **GitHub Stats**
<p align="center">
  <img align="center" src="https://github-readme-stats.vercel.app/api/top-langs?username=Jayavardhan-016&show_icons=true&locale=en&layout=compact&theme=radical" alt="Top Languages" />
  <img align="center" src="https://github-readme-streak-stats.herokuapp.com/?user=Jayavardhan-016&theme=radical" alt="Streak Stats" />
  <img src="https://github-readme-stats.vercel.app/api?username=Jayavardhan-016&show_icons=true&theme=radical" alt="GitHub Stats" />
</p>


---

### ğŸ¤ **Letâ€™s Connect**
- ğŸ“§ Email: vardhanjaya988@gmail.com
- ğŸ“± Phone: +91 9014240035
- ğŸŒ [Portfolio](https://github.com/Jayavardhan-016)
- ğŸ”— [LinkedIn](https://www.linkedin.com/in/nakkajayavardhan)
