INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado Projects/ECGR 5146/Lab-2-FullAdder/Lab-2-FullAdder.sim/sim_1/synth/timing/xsim/FullAdderSim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module glbl
