Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: knight_rider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "knight_rider.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "knight_rider"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : knight_rider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\msp72\GitHub\ECEC-302-Projects\xilinx_projects\hw2_runningLED\blink.vhd" into library work
Parsing entity <knight_rider>.
Parsing architecture <Behavioral> of entity <knight_rider>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <knight_rider> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\msp72\GitHub\ECEC-302-Projects\xilinx_projects\hw2_runningLED\blink.vhd" Line 42. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <knight_rider>.
    Related source file is "C:\Users\msp72\GitHub\ECEC-302-Projects\xilinx_projects\hw2_runningLED\blink.vhd".
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <direction>.
    Found 8-bit register for signal <temp>.
    Found 8-bit register for signal <z>.
    Found 32-bit adder for signal <count[31]_GND_3_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <knight_rider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <knight_rider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <knight_rider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <knight_rider> ...
WARNING:Xst:1293 - FF/Latch <count_24> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_25> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_26> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_27> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_28> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_29> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_30> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_31> has a constant value of 0 in block <knight_rider>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block knight_rider, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : knight_rider.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 203
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 46
#      LUT2                        : 4
#      LUT4                        : 1
#      LUT5                        : 24
#      LUT6                        : 28
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 41
#      FD                          : 32
#      FDE                         : 8
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  54576     0%  
 Number of Slice LUTs:                  105  out of  27288     0%  
    Number used as Logic:               105  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      72  out of    113    63%  
   Number with an unused LUT:             8  out of    113     7%  
   Number of fully used LUT-FF pairs:    33  out of    113    29%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    218     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ck                                 | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.752ns (Maximum Frequency: 173.853MHz)
   Minimum input arrival time before clock: 5.011ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ck'
  Clock period: 5.752ns (frequency: 173.853MHz)
  Total number of paths / destination ports: 3910 / 50
-------------------------------------------------------------------------
Delay:               5.752ns (Levels of Logic = 4)
  Source:            count_12 (FF)
  Destination:       temp_0 (FF)
  Source Clock:      ck rising
  Destination Clock: ck rising

  Data Path: count_12 to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.259  count_12 (count_12)
     LUT6:I0->O            1   0.254   0.958  GND_3_o_count[31]_equal_1_o<31>1_1 (GND_3_o_count[31]_equal_1_o<31>11)
     LUT4:I0->O            9   0.254   0.976  GND_3_o_count[31]_equal_1_o<31>5 (GND_3_o_count[31]_equal_1_o)
     LUT6:I5->O            8   0.254   0.944  _n0047_inv2 (_n0047_inv2)
     LUT6:I5->O            1   0.254   0.000  temp_0_rstpot (temp_0_rstpot)
     FD:D                      0.074          temp_0
    ----------------------------------------
    Total                      5.752ns (1.615ns logic, 4.137ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ck'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              5.011ns (Levels of Logic = 4)
  Source:            sel (PAD)
  Destination:       temp_0 (FF)
  Destination Clock: ck rising

  Data Path: sel to temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sel_IBUF (sel_IBUF)
     LUT2:I1->O            1   0.254   1.137  _n0047_inv1 (_n0047_inv1)
     LUT6:I0->O            8   0.254   0.944  _n0047_inv2 (_n0047_inv2)
     LUT6:I5->O            1   0.254   0.000  temp_0_rstpot (temp_0_rstpot)
     FD:D                      0.074          temp_0
    ----------------------------------------
    Total                      5.011ns (2.164ns logic, 2.847ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ck'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            z_7 (FF)
  Destination:       z<7> (PAD)
  Source Clock:      ck rising

  Data Path: z_7 to z<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  z_7 (z_7)
     OBUF:I->O                 2.912          z_7_OBUF (z<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ck
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ck             |    5.752|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.38 secs
 
--> 

Total memory usage is 258384 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

