<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAXI4SRAM_C1_COREAXI4SRAM_C1_0_COREAXI4SRAM</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl\vhdl\test\user\misc_pkg.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="1"><name>rtl\vhdl\test\user\XHDL_misc.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="2"><name>rtl\vhdl\test\user\XHDL_std_logic.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="3"><name>coreparameters.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vhdl\test\user\axi_master.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vhdl\test\user\testbench.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>rtl\vhdl\core\misc_pkg.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl\vhdl\core\XHDL_misc.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl\vhdl\core\XHDL_std_logic.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl\vhdl\core\CoreAXI4SRAM_MAINCTRL.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="10"><name>rtl\vhdl\core\CoreAXI4SRAM_MEMIF.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="11"><name>rtl\vhdl\core\CoreAXI4SRAM_SLVIF.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="12"><name>rtl\vhdl\core\CoreAXI4SRAM.vhd</name><logicalName>COREAXI4SRAM_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>