$date
	Sun Oct 23 00:12:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#865874
b11101 &
b11101 %
1$
b11101 !
1"
#865875
0"
#865878
b1011000 &
b1011000 %
#865882
b101100 &
b101100 %
#865886
b10110 &
b10110 %
#865890
b1011 &
b1011 %
#865894
b100010 &
b100010 %
#865898
b10001 &
b10001 %
#865902
b110100 &
b110100 %
#865906
b11010 &
b11010 %
#865910
b1101 &
b1101 %
#865914
b101000 &
b101000 %
#865918
b10100 &
b10100 %
#865922
b1010 &
b1010 %
#865926
b101 &
b101 %
#865930
b10000 &
b10000 %
#865934
b1000 &
b1000 %
#865938
b100 &
b100 %
#865942
b10 &
b10 %
#865946
b1 &
b1 %
1#
#865950
b0 &
0#
b0 %
0$
#1835150
b10101 &
b10101 %
1$
b10101 !
1"
#1835151
0"
#1835154
b1000000 &
b1000000 %
#1835158
b100000 &
b100000 %
#1835162
b10000 &
b10000 %
#1835166
b1000 &
b1000 %
#1835170
b100 &
b100 %
#1835174
b10 &
b10 %
#1835178
b1 &
b1 %
1#
#1835182
b0 &
0#
b0 %
0$
#2808706
b100 &
b100 %
1$
b100 !
1"
#2808707
0"
#2808710
b10 &
b10 %
#2808714
b1 &
b1 %
1#
#2808718
b0 &
0#
b0 %
0$
#4500012
