#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x614030ba9b60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x614030b86170 .scope module, "rv32i_tb" "rv32i_tb" 3 7;
 .timescale -9 -12;
P_0x614030b99b90 .param/str "INIT_FILE" 0 3 10, "program.hex";
P_0x614030b99bd0 .param/l "MAX_CYCLES" 0 3 9, +C4<00000000000000000010011100010000>;
v0x614030bf8550_0 .var "clk", 0 0;
v0x614030bf8610_0 .var/i "cycle_count", 31 0;
v0x614030bf86f0_0 .net "dmem_addr", 31 0, L_0x614030c0b760;  1 drivers
v0x614030bf8790_0 .net "dmem_byte_en", 3 0, v0x614030bee3a0_0;  1 drivers
v0x614030bf8850_0 .net "dmem_rd_en", 0 0, L_0x614030c0b8d0;  1 drivers
v0x614030bf8940_0 .net "dmem_rdata", 31 0, L_0x614030c0c890;  1 drivers
v0x614030bf8a50_0 .net "dmem_wdata", 31 0, v0x614030bee580_0;  1 drivers
v0x614030bf8b60_0 .net "dmem_wr_en", 0 0, L_0x614030c0ba60;  1 drivers
v0x614030bf8c00_0 .net "imem_addr", 31 0, L_0x614030c09d50;  1 drivers
v0x614030bf8d50_0 .net "imem_rdata", 31 0, L_0x614030c0c2a0;  1 drivers
v0x614030bf8e60_0 .var "rst_n", 0 0;
v0x614030bf8f00_0 .var "test_done", 0 0;
v0x614030bf8fc0_0 .var "test_passed", 0 0;
S_0x614030b856d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 162, 3 162 0, S_0x614030b86170;
 .timescale -9 -12;
v0x614030bd0640_0 .var/2s "i", 31 0;
S_0x614030b69e70 .scope module, "u_dut" "rv32i_top" 3 25, 4 6 0, S_0x614030b86170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "stall_in";
    .port_info 3 /OUTPUT 32 "imem_addr";
    .port_info 4 /INPUT 32 "imem_rdata";
    .port_info 5 /OUTPUT 32 "dmem_addr";
    .port_info 6 /OUTPUT 32 "dmem_wdata";
    .port_info 7 /OUTPUT 4 "dmem_byte_en";
    .port_info 8 /OUTPUT 1 "dmem_wr_en";
    .port_info 9 /OUTPUT 1 "dmem_rd_en";
    .port_info 10 /INPUT 32 "dmem_rdata";
L_0x614030bcd680 .functor AND 1, v0x614030bef4e0_0, v0x614030beeda0_0, C4<1>, C4<1>;
L_0x614030bce340 .functor AND 1, L_0x614030bcd680, L_0x614030bf92a0, C4<1>, C4<1>;
L_0x614030bcedd0 .functor AND 1, L_0x614030bce340, v0x614030bee260_0, C4<1>, C4<1>;
L_0x614030bd04e0 .functor AND 1, L_0x614030bf9570, L_0x614030bf96a0, C4<1>, C4<1>;
L_0x614030b86b60 .functor OR 1, L_0x614030bf94d0, L_0x614030bd04e0, C4<0>, C4<0>;
L_0x614030b87b30 .functor AND 1, L_0x614030bcedd0, L_0x614030b86b60, C4<1>, C4<1>;
L_0x7b4ee5d292a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x614030b8d050 .functor OR 1, L_0x614030b87b30, L_0x7b4ee5d292a0, C4<0>, C4<0>;
L_0x614030bf99a0 .functor AND 1, v0x614030bed070_0, v0x614030bee260_0, C4<1>, C4<1>;
L_0x614030bf9b90 .functor AND 1, L_0x614030bf99a0, L_0x614030bf9af0, C4<1>, C4<1>;
L_0x614030c09d50 .functor BUFZ 32, v0x614030bef760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x614030c0a2b0 .functor BUFZ 32, L_0x614030c0c2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x614030c0b760 .functor BUFZ 32, v0x614030beea60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x614030c0b8d0 .functor BUFZ 1, v0x614030beeda0_0, C4<0>, C4<0>, C4<0>;
L_0x614030c0ba60 .functor BUFZ 1, v0x614030bef0c0_0, C4<0>, C4<0>, C4<0>;
L_0x614030c0b860 .functor AND 1, v0x614030bef340_0, v0x614030bef4e0_0, C4<1>, C4<1>;
L_0x614030c0bd00 .functor BUFZ 5, v0x614030bef260_0, C4<00000>, C4<00000>, C4<00000>;
v0x614030bebfc0_0 .net *"_ivl_11", 0 0, L_0x614030bce340;  1 drivers
v0x614030bec0a0_0 .net *"_ivl_13", 0 0, L_0x614030bcedd0;  1 drivers
v0x614030bec160_0 .net *"_ivl_14", 0 0, L_0x614030bf94d0;  1 drivers
v0x614030bec200_0 .net *"_ivl_16", 0 0, L_0x614030bf9570;  1 drivers
v0x614030bec2c0_0 .net *"_ivl_19", 0 0, L_0x614030bf96a0;  1 drivers
v0x614030bec380_0 .net *"_ivl_21", 0 0, L_0x614030bd04e0;  1 drivers
v0x614030bec440_0 .net *"_ivl_23", 0 0, L_0x614030b86b60;  1 drivers
v0x614030bec500_0 .net *"_ivl_29", 0 0, L_0x614030bf99a0;  1 drivers
v0x614030bec5c0_0 .net *"_ivl_31", 0 0, L_0x614030bf9af0;  1 drivers
L_0x7b4ee5d29060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x614030bec680_0 .net/2u *"_ivl_34", 31 0, L_0x7b4ee5d29060;  1 drivers
v0x614030bec760_0 .net *"_ivl_36", 31 0, L_0x614030c09cb0;  1 drivers
v0x614030bec840_0 .net *"_ivl_38", 31 0, L_0x614030c09eb0;  1 drivers
v0x614030bec920_0 .net *"_ivl_5", 0 0, L_0x614030bcd680;  1 drivers
L_0x7b4ee5d29018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x614030bec9e0_0 .net/2u *"_ivl_6", 4 0, L_0x7b4ee5d29018;  1 drivers
v0x614030becac0_0 .net *"_ivl_8", 0 0, L_0x614030bf92a0;  1 drivers
v0x614030becb80_0 .net "clk", 0 0, v0x614030bf8550_0;  1 drivers
v0x614030becc20_0 .var "de_alu_a", 31 0;
v0x614030bece00_0 .var "de_alu_b", 31 0;
v0x614030beced0_0 .net "de_alu_result", 31 0, v0x614030b8d170_0;  1 drivers
v0x614030becfa0_0 .net "de_alu_zero", 0 0, L_0x614030c0b670;  1 drivers
v0x614030bed070_0 .var "de_branch_taken", 0 0;
v0x614030bed110_0 .var "de_branch_target", 31 0;
v0x614030bed1d0_0 .net "de_ctrl_alu_op", 3 0, v0x614030be8d50_0;  1 drivers
v0x614030bed290_0 .net "de_ctrl_alu_src", 0 0, v0x614030be8e30_0;  1 drivers
v0x614030bed330_0 .net "de_ctrl_is_auipc", 0 0, v0x614030be8ed0_0;  1 drivers
v0x614030bed400_0 .net "de_ctrl_is_branch", 0 0, v0x614030be8f70_0;  1 drivers
v0x614030bed4d0_0 .net "de_ctrl_is_jal", 0 0, v0x614030be9030_0;  1 drivers
v0x614030bed5a0_0 .net "de_ctrl_is_jalr", 0 0, v0x614030be9140_0;  1 drivers
v0x614030bed670_0 .net "de_ctrl_is_lui", 0 0, v0x614030be9200_0;  1 drivers
v0x614030bed740_0 .net "de_ctrl_mem_read", 0 0, v0x614030be92c0_0;  1 drivers
v0x614030bed810_0 .net "de_ctrl_mem_to_reg", 0 0, v0x614030be9380_0;  1 drivers
v0x614030bed8e0_0 .net "de_ctrl_mem_unsigned", 0 0, v0x614030be9440_0;  1 drivers
v0x614030bed9b0_0 .net "de_ctrl_mem_width", 1 0, v0x614030be9500_0;  1 drivers
v0x614030beda80_0 .net "de_ctrl_mem_write", 0 0, v0x614030be95e0_0;  1 drivers
v0x614030bedb50_0 .net "de_ctrl_reg_write", 0 0, v0x614030be96a0_0;  1 drivers
v0x614030bedc20_0 .net "de_illegal_instr", 0 0, v0x614030be9920_0;  1 drivers
v0x614030bedcf0_0 .net "de_immediate", 31 0, v0x614030be9fd0_0;  1 drivers
v0x614030beddc0_0 .var "de_instruction_r", 31 0;
v0x614030bedeb0_0 .var "de_pc_r", 31 0;
v0x614030bedf50_0 .net "de_rs1_addr", 4 0, L_0x614030bf9080;  1 drivers
v0x614030bedff0_0 .net "de_rs1_data", 31 0, L_0x614030c0aac0;  1 drivers
v0x614030bee0c0_0 .net "de_rs2_addr", 4 0, L_0x614030bf9190;  1 drivers
v0x614030bee190_0 .net "de_rs2_data", 31 0, L_0x614030c0b2f0;  1 drivers
v0x614030bee260_0 .var "de_valid_r", 0 0;
v0x614030bee300_0 .net "dmem_addr", 31 0, L_0x614030c0b760;  alias, 1 drivers
v0x614030bee3a0_0 .var "dmem_byte_en", 3 0;
v0x614030bee440_0 .net "dmem_rd_en", 0 0, L_0x614030c0b8d0;  alias, 1 drivers
v0x614030bee4e0_0 .net "dmem_rdata", 31 0, L_0x614030c0c890;  alias, 1 drivers
v0x614030bee580_0 .var "dmem_wdata", 31 0;
v0x614030bee640_0 .net "dmem_wr_en", 0 0, L_0x614030c0ba60;  alias, 1 drivers
v0x614030bee700_0 .net "flush", 0 0, L_0x614030bf9b90;  1 drivers
v0x614030bee7c0_0 .net "if_instruction", 31 0, L_0x614030c0a2b0;  1 drivers
v0x614030bee8a0_0 .net "imem_addr", 31 0, L_0x614030c09d50;  alias, 1 drivers
v0x614030bee980_0 .net "imem_rdata", 31 0, L_0x614030c0c2a0;  alias, 1 drivers
v0x614030beea60_0 .var "mw_alu_result_r", 31 0;
v0x614030beeb40_0 .var "mw_is_jal_r", 0 0;
v0x614030beec00_0 .var "mw_is_jalr_r", 0 0;
v0x614030beecc0_0 .var "mw_mem_rdata_aligned", 31 0;
v0x614030beeda0_0 .var "mw_mem_read_r", 0 0;
v0x614030beee60_0 .var "mw_mem_to_reg_r", 0 0;
v0x614030beef20_0 .var "mw_mem_unsigned_r", 0 0;
v0x614030beefe0_0 .var "mw_mem_width_r", 1 0;
v0x614030bef0c0_0 .var "mw_mem_write_r", 0 0;
v0x614030bef180_0 .var "mw_pc_plus4_r", 31 0;
v0x614030bef260_0 .var "mw_rd_addr_r", 4 0;
v0x614030bef340_0 .var "mw_reg_write_r", 0 0;
v0x614030bef400_0 .var "mw_rs2_data_r", 31 0;
v0x614030bef4e0_0 .var "mw_valid_r", 0 0;
v0x614030bef5a0_0 .var "mw_writeback_data", 31 0;
v0x614030bef680_0 .net "pc_next", 31 0, L_0x614030c0a030;  1 drivers
v0x614030bef760_0 .var "pc_r", 31 0;
v0x614030bef840_0 .var "rd_byte", 7 0;
v0x614030bef920_0 .var "rd_half", 15 0;
v0x614030befa00_0 .net "rst_n", 0 0, v0x614030bf8e60_0;  1 drivers
v0x614030befad0_0 .net "stall", 0 0, L_0x614030b8d050;  1 drivers
v0x614030befb70_0 .net "stall_in", 0 0, L_0x7b4ee5d292a0;  1 drivers
v0x614030befc30_0 .net "stall_internal", 0 0, L_0x614030b87b30;  1 drivers
v0x614030befcf0_0 .net "wb_rd_addr", 4 0, L_0x614030c0bd00;  1 drivers
v0x614030befde0_0 .net "wb_rd_data", 31 0, v0x614030bef5a0_0;  1 drivers
v0x614030befeb0_0 .net "wb_reg_write", 0 0, L_0x614030c0b860;  1 drivers
E_0x614030a7cf40/0 .event anyedge, v0x614030beeb40_0, v0x614030beec00_0, v0x614030bef180_0, v0x614030beee60_0;
E_0x614030a7cf40/1 .event anyedge, v0x614030beecc0_0, v0x614030beea60_0;
E_0x614030a7cf40 .event/or E_0x614030a7cf40/0, E_0x614030a7cf40/1;
E_0x614030ab5a40/0 .event anyedge, v0x614030beefe0_0, v0x614030beea60_0, v0x614030bee4e0_0, v0x614030beef20_0;
E_0x614030ab5a40/1 .event anyedge, v0x614030bef840_0, v0x614030bef920_0;
E_0x614030ab5a40 .event/or E_0x614030ab5a40/0, E_0x614030ab5a40/1;
E_0x614030ab5ec0 .event anyedge, v0x614030beefe0_0, v0x614030beea60_0, v0x614030bef400_0;
E_0x614030ab6170 .event anyedge, v0x614030be9140_0, v0x614030beb8c0_0, v0x614030be9fd0_0, v0x614030bedeb0_0;
E_0x614030aa0a40/0 .event anyedge, v0x614030be9030_0, v0x614030be9140_0, v0x614030be8f70_0, v0x614030be99e0_0;
E_0x614030aa0a40/1 .event anyedge, v0x614030beb8c0_0, v0x614030beba80_0;
E_0x614030aa0a40 .event/or E_0x614030aa0a40/0, E_0x614030aa0a40/1;
E_0x614030bd54d0/0 .event anyedge, v0x614030be8ed0_0, v0x614030bedeb0_0, v0x614030beb8c0_0, v0x614030be8e30_0;
E_0x614030bd54d0/1 .event anyedge, v0x614030be9fd0_0, v0x614030beba80_0;
E_0x614030bd54d0 .event/or E_0x614030bd54d0/0, E_0x614030bd54d0/1;
L_0x614030bf9080 .part v0x614030beddc0_0, 15, 5;
L_0x614030bf9190 .part v0x614030beddc0_0, 20, 5;
L_0x614030bf92a0 .cmp/ne 5, v0x614030bef260_0, L_0x7b4ee5d29018;
L_0x614030bf94d0 .cmp/eq 5, v0x614030bef260_0, L_0x614030bf9080;
L_0x614030bf9570 .cmp/eq 5, v0x614030bef260_0, L_0x614030bf9190;
L_0x614030bf96a0 .reduce/nor v0x614030be8e30_0;
L_0x614030bf9af0 .reduce/nor L_0x7b4ee5d292a0;
L_0x614030c09cb0 .arith/sum 32, v0x614030bef760_0, L_0x7b4ee5d29060;
L_0x614030c09eb0 .functor MUXZ 32, L_0x614030c09cb0, v0x614030bed110_0, L_0x614030bf9b90, C4<>;
L_0x614030c0a030 .functor MUXZ 32, L_0x614030c09eb0, v0x614030bef760_0, L_0x614030b8d050, C4<>;
S_0x614030b6f020 .scope module, "u_alu" "rv32i_alu" 4 178, 5 6 0, S_0x614030b69e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x7b4ee5d29258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x614030b86c80_0 .net/2u *"_ivl_0", 31 0, L_0x7b4ee5d29258;  1 drivers
v0x614030b86d20_0 .net "a", 31 0, v0x614030becc20_0;  1 drivers
v0x614030b87c90_0 .net "b", 31 0, v0x614030bece00_0;  1 drivers
v0x614030b87d60_0 .net "op", 3 0, v0x614030be8d50_0;  alias, 1 drivers
v0x614030b8d170_0 .var "result", 31 0;
v0x614030b8d210_0 .net "zero", 0 0, L_0x614030c0b670;  alias, 1 drivers
E_0x614030be89b0 .event anyedge, v0x614030b87d60_0, v0x614030b86d20_0, v0x614030b87c90_0;
L_0x614030c0b670 .cmp/eq 32, v0x614030b8d170_0, L_0x7b4ee5d29258;
S_0x614030b6f3d0 .scope module, "u_control" "rv32i_control" 4 133, 6 6 0, S_0x614030b69e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "ctrl_alu_op";
    .port_info 2 /OUTPUT 1 "ctrl_alu_src";
    .port_info 3 /OUTPUT 1 "ctrl_reg_write";
    .port_info 4 /OUTPUT 1 "ctrl_mem_read";
    .port_info 5 /OUTPUT 1 "ctrl_mem_write";
    .port_info 6 /OUTPUT 2 "ctrl_mem_width";
    .port_info 7 /OUTPUT 1 "ctrl_mem_unsigned";
    .port_info 8 /OUTPUT 1 "ctrl_mem_to_reg";
    .port_info 9 /OUTPUT 1 "ctrl_is_branch";
    .port_info 10 /OUTPUT 1 "ctrl_is_jal";
    .port_info 11 /OUTPUT 1 "ctrl_is_jalr";
    .port_info 12 /OUTPUT 1 "ctrl_is_lui";
    .port_info 13 /OUTPUT 1 "ctrl_is_auipc";
    .port_info 14 /OUTPUT 1 "illegal_instr";
v0x614030be8d50_0 .var "ctrl_alu_op", 3 0;
v0x614030be8e30_0 .var "ctrl_alu_src", 0 0;
v0x614030be8ed0_0 .var "ctrl_is_auipc", 0 0;
v0x614030be8f70_0 .var "ctrl_is_branch", 0 0;
v0x614030be9030_0 .var "ctrl_is_jal", 0 0;
v0x614030be9140_0 .var "ctrl_is_jalr", 0 0;
v0x614030be9200_0 .var "ctrl_is_lui", 0 0;
v0x614030be92c0_0 .var "ctrl_mem_read", 0 0;
v0x614030be9380_0 .var "ctrl_mem_to_reg", 0 0;
v0x614030be9440_0 .var "ctrl_mem_unsigned", 0 0;
v0x614030be9500_0 .var "ctrl_mem_width", 1 0;
v0x614030be95e0_0 .var "ctrl_mem_write", 0 0;
v0x614030be96a0_0 .var "ctrl_reg_write", 0 0;
v0x614030be9760_0 .net "funct3", 2 0, L_0x614030c0a3c0;  1 drivers
v0x614030be9840_0 .net "funct7", 6 0, L_0x614030c0a460;  1 drivers
v0x614030be9920_0 .var "illegal_instr", 0 0;
v0x614030be99e0_0 .net "instruction", 31 0, v0x614030beddc0_0;  1 drivers
v0x614030be9ac0_0 .net "opcode", 6 0, L_0x614030c0a320;  1 drivers
E_0x614030be8cf0 .event anyedge, v0x614030be9ac0_0, v0x614030be9760_0, v0x614030be9840_0;
L_0x614030c0a320 .part v0x614030beddc0_0, 0, 7;
L_0x614030c0a3c0 .part v0x614030beddc0_0, 12, 3;
L_0x614030c0a460 .part v0x614030beddc0_0, 25, 7;
S_0x614030be9d80 .scope module, "u_imm_gen" "rv32i_imm_gen" 4 167, 7 5 0, S_0x614030b69e70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v0x614030be9fd0_0 .var "immediate", 31 0;
v0x614030bea0d0_0 .net "instruction", 31 0, v0x614030beddc0_0;  alias, 1 drivers
v0x614030bea190_0 .net "opcode", 6 0, L_0x614030c0b540;  1 drivers
E_0x614030be9f50 .event anyedge, v0x614030bea190_0, v0x614030be99e0_0;
L_0x614030c0b540 .part v0x614030beddc0_0, 0, 7;
S_0x614030bea290 .scope module, "u_regfile" "rv32i_regfile" 4 155, 8 5 0, S_0x614030b69e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /OUTPUT 32 "rs1_data";
    .port_info 5 /OUTPUT 32 "rs2_data";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 5 "wr_addr";
    .port_info 8 /INPUT 32 "wr_data";
L_0x614030c0a640 .functor AND 1, L_0x614030c0b860, L_0x614030c0a5a0, C4<1>, C4<1>;
L_0x614030c0af00 .functor AND 1, L_0x614030c0b860, L_0x614030c0ae10, C4<1>, C4<1>;
L_0x7b4ee5d290a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x614030bea600_0 .net/2u *"_ivl_0", 4 0, L_0x7b4ee5d290a8;  1 drivers
v0x614030bea700_0 .net *"_ivl_10", 31 0, L_0x614030c0a700;  1 drivers
v0x614030bea7e0_0 .net *"_ivl_12", 6 0, L_0x614030c0a7a0;  1 drivers
L_0x7b4ee5d29138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614030bea8d0_0 .net *"_ivl_15", 1 0, L_0x7b4ee5d29138;  1 drivers
v0x614030bea9b0_0 .net *"_ivl_16", 31 0, L_0x614030c0a930;  1 drivers
v0x614030beaae0_0 .net *"_ivl_2", 0 0, L_0x614030c0a500;  1 drivers
L_0x7b4ee5d29180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x614030beaba0_0 .net/2u *"_ivl_20", 4 0, L_0x7b4ee5d29180;  1 drivers
v0x614030beac80_0 .net *"_ivl_22", 0 0, L_0x614030c0ace0;  1 drivers
L_0x7b4ee5d291c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x614030bead40_0 .net/2u *"_ivl_24", 31 0, L_0x7b4ee5d291c8;  1 drivers
v0x614030beae20_0 .net *"_ivl_26", 0 0, L_0x614030c0ae10;  1 drivers
v0x614030beaee0_0 .net *"_ivl_29", 0 0, L_0x614030c0af00;  1 drivers
v0x614030beafa0_0 .net *"_ivl_30", 31 0, L_0x614030c0afc0;  1 drivers
v0x614030beb080_0 .net *"_ivl_32", 6 0, L_0x614030c0b060;  1 drivers
L_0x7b4ee5d29210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614030beb160_0 .net *"_ivl_35", 1 0, L_0x7b4ee5d29210;  1 drivers
v0x614030beb240_0 .net *"_ivl_36", 31 0, L_0x614030c0b1b0;  1 drivers
L_0x7b4ee5d290f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x614030beb320_0 .net/2u *"_ivl_4", 31 0, L_0x7b4ee5d290f0;  1 drivers
v0x614030beb400_0 .net *"_ivl_6", 0 0, L_0x614030c0a5a0;  1 drivers
v0x614030beb4c0_0 .net *"_ivl_9", 0 0, L_0x614030c0a640;  1 drivers
v0x614030beb580_0 .net "clk", 0 0, v0x614030bf8550_0;  alias, 1 drivers
v0x614030beb640_0 .var/i "i", 31 0;
v0x614030beb720 .array "regs", 31 0, 31 0;
v0x614030beb7e0_0 .net "rs1_addr", 4 0, L_0x614030bf9080;  alias, 1 drivers
v0x614030beb8c0_0 .net "rs1_data", 31 0, L_0x614030c0aac0;  alias, 1 drivers
v0x614030beb9a0_0 .net "rs2_addr", 4 0, L_0x614030bf9190;  alias, 1 drivers
v0x614030beba80_0 .net "rs2_data", 31 0, L_0x614030c0b2f0;  alias, 1 drivers
v0x614030bebb60_0 .net "rst_n", 0 0, v0x614030bf8e60_0;  alias, 1 drivers
v0x614030bebc20_0 .net "wr_addr", 4 0, L_0x614030c0bd00;  alias, 1 drivers
v0x614030bebd00_0 .net "wr_data", 31 0, v0x614030bef5a0_0;  alias, 1 drivers
v0x614030bebde0_0 .net "wr_en", 0 0, L_0x614030c0b860;  alias, 1 drivers
E_0x614030bea5a0/0 .event negedge, v0x614030bebb60_0;
E_0x614030bea5a0/1 .event posedge, v0x614030beb580_0;
E_0x614030bea5a0 .event/or E_0x614030bea5a0/0, E_0x614030bea5a0/1;
L_0x614030c0a500 .cmp/eq 5, L_0x614030bf9080, L_0x7b4ee5d290a8;
L_0x614030c0a5a0 .cmp/eq 5, L_0x614030bf9080, L_0x614030c0bd00;
L_0x614030c0a700 .array/port v0x614030beb720, L_0x614030c0a7a0;
L_0x614030c0a7a0 .concat [ 5 2 0 0], L_0x614030bf9080, L_0x7b4ee5d29138;
L_0x614030c0a930 .functor MUXZ 32, L_0x614030c0a700, v0x614030bef5a0_0, L_0x614030c0a640, C4<>;
L_0x614030c0aac0 .functor MUXZ 32, L_0x614030c0a930, L_0x7b4ee5d290f0, L_0x614030c0a500, C4<>;
L_0x614030c0ace0 .cmp/eq 5, L_0x614030bf9190, L_0x7b4ee5d29180;
L_0x614030c0ae10 .cmp/eq 5, L_0x614030bf9190, L_0x614030c0bd00;
L_0x614030c0afc0 .array/port v0x614030beb720, L_0x614030c0b060;
L_0x614030c0b060 .concat [ 5 2 0 0], L_0x614030bf9190, L_0x7b4ee5d29210;
L_0x614030c0b1b0 .functor MUXZ 32, L_0x614030c0afc0, v0x614030bef5a0_0, L_0x614030c0af00, C4<>;
L_0x614030c0b2f0 .functor MUXZ 32, L_0x614030c0b1b0, L_0x7b4ee5d291c8, L_0x614030c0ace0, C4<>;
S_0x614030bf00a0 .scope module, "u_fcov" "rv32i_fcov" 3 93, 9 15 0, S_0x614030b86170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "de_instruction_r";
    .port_info 3 /INPUT 1 "de_valid_r";
    .port_info 4 /INPUT 4 "de_ctrl_alu_op";
    .port_info 5 /INPUT 1 "de_ctrl_reg_write";
    .port_info 6 /INPUT 1 "de_ctrl_mem_read";
    .port_info 7 /INPUT 1 "de_ctrl_mem_write";
    .port_info 8 /INPUT 2 "de_ctrl_mem_width";
    .port_info 9 /INPUT 1 "de_ctrl_is_branch";
    .port_info 10 /INPUT 1 "de_ctrl_is_jal";
    .port_info 11 /INPUT 1 "de_ctrl_is_jalr";
    .port_info 12 /INPUT 1 "de_ctrl_is_lui";
    .port_info 13 /INPUT 1 "de_ctrl_is_auipc";
    .port_info 14 /INPUT 1 "de_branch_taken";
    .port_info 15 /INPUT 1 "stall";
    .port_info 16 /INPUT 1 "flush";
    .port_info 17 /INPUT 1 "mw_valid_r";
    .port_info 18 /INPUT 1 "mw_mem_read_r";
    .port_info 19 /INPUT 1 "mw_mem_write_r";
L_0x614030c0d040 .functor AND 1, v0x614030bee260_0, v0x614030bf8e60_0, C4<1>, C4<1>;
v0x614030bf0ae0_0 .net "clk", 0 0, v0x614030bf8550_0;  alias, 1 drivers
v0x614030bf0bd0_0 .net "de_branch_taken", 0 0, v0x614030bed070_0;  1 drivers
v0x614030bf0c90_0 .net "de_ctrl_alu_op", 3 0, v0x614030be8d50_0;  alias, 1 drivers
v0x614030bf0d60_0 .net "de_ctrl_is_auipc", 0 0, v0x614030be8ed0_0;  alias, 1 drivers
v0x614030bf0e50_0 .net "de_ctrl_is_branch", 0 0, v0x614030be8f70_0;  alias, 1 drivers
v0x614030bf0f90_0 .net "de_ctrl_is_jal", 0 0, v0x614030be9030_0;  alias, 1 drivers
v0x614030bf1080_0 .net "de_ctrl_is_jalr", 0 0, v0x614030be9140_0;  alias, 1 drivers
v0x614030bf1170_0 .net "de_ctrl_is_lui", 0 0, v0x614030be9200_0;  alias, 1 drivers
v0x614030bf1260_0 .net "de_ctrl_mem_read", 0 0, v0x614030be92c0_0;  alias, 1 drivers
v0x614030bf1300_0 .net "de_ctrl_mem_width", 1 0, v0x614030be9500_0;  alias, 1 drivers
v0x614030bf13f0_0 .net "de_ctrl_mem_write", 0 0, v0x614030be95e0_0;  alias, 1 drivers
v0x614030bf14e0_0 .net "de_ctrl_reg_write", 0 0, v0x614030be96a0_0;  alias, 1 drivers
v0x614030bf15d0_0 .net "de_instruction_r", 31 0, v0x614030beddc0_0;  alias, 1 drivers
v0x614030bf1670_0 .net "de_valid_r", 0 0, v0x614030bee260_0;  1 drivers
v0x614030bf1710_0 .net "flush", 0 0, L_0x614030bf9b90;  alias, 1 drivers
v0x614030bf17b0_0 .net "funct3", 2 0, L_0x614030c0cad0;  1 drivers
v0x614030bf1850_0 .net "funct7", 6 0, L_0x614030c0cb70;  1 drivers
v0x614030bf1930_0 .var/i "hit_bins", 31 0;
v0x614030bf1a10_0 .var/i "i", 31 0;
v0x614030bf1af0_0 .net "mw_mem_read_r", 0 0, v0x614030beeda0_0;  1 drivers
v0x614030bf1b90_0 .net "mw_mem_write_r", 0 0, v0x614030bef0c0_0;  1 drivers
v0x614030bf1c30_0 .net "mw_valid_r", 0 0, v0x614030bef4e0_0;  1 drivers
v0x614030bf1cd0_0 .net "opcode", 6 0, L_0x614030c0ca30;  1 drivers
v0x614030bf1d70_0 .net "rd", 4 0, L_0x614030c0cc10;  1 drivers
v0x614030bf1e30_0 .net "rs1", 4 0, L_0x614030c0ccb0;  1 drivers
v0x614030bf1f10_0 .net "rs2", 4 0, L_0x614030c0cd50;  1 drivers
v0x614030bf1ff0_0 .net "rst_n", 0 0, v0x614030bf8e60_0;  alias, 1 drivers
v0x614030bf20e0_0 .var "seen_alu_ops", 10 0;
v0x614030bf21c0_0 .var "seen_auipc", 0 0;
v0x614030bf2280_0 .var "seen_back_to_back_branch", 0 0;
v0x614030bf2340_0 .var "seen_branch", 0 0;
v0x614030bf2400_0 .var "seen_branch_flush", 0 0;
v0x614030bf24c0_0 .var "seen_branch_not_taken", 5 0;
v0x614030bf25a0_0 .var "seen_branch_taken", 5 0;
v0x614030bf2680_0 .var "seen_fence", 0 0;
v0x614030bf2740_0 .var "seen_i_alu", 0 0;
v0x614030bf2800_0 .var "seen_jal", 0 0;
v0x614030bf28c0_0 .var "seen_jal_flush", 0 0;
v0x614030bf2980_0 .var "seen_jalr", 0 0;
v0x614030bf2a40_0 .var "seen_jalr_flush", 0 0;
v0x614030bf2b00_0 .var "seen_load", 0 0;
v0x614030bf2bc0_0 .var "seen_load_then_branch", 0 0;
v0x614030bf2c80_0 .var "seen_load_use_stall", 0 0;
v0x614030bf2d40_0 .var "seen_load_width", 2 0;
v0x614030bf2e20_0 .var "seen_lui", 0 0;
v0x614030bf2ee0_0 .var "seen_r_type", 0 0;
v0x614030bf2fa0_0 .var "seen_rd_written", 31 0;
v0x614030bf3080_0 .var "seen_rs1_read", 31 0;
v0x614030bf3160_0 .var "seen_rs2_read", 31 0;
v0x614030bf3240_0 .var "seen_store", 0 0;
v0x614030bf3300_0 .var "seen_store_width", 2 0;
v0x614030bf33e0_0 .var "seen_system", 0 0;
v0x614030bf34a0_0 .net "stall", 0 0, L_0x614030b8d050;  alias, 1 drivers
v0x614030bf3540_0 .var/i "total_bins", 31 0;
v0x614030bf3600_0 .net "valid_instr", 0 0, L_0x614030c0d040;  1 drivers
E_0x614030bf04a0 .event posedge, v0x614030beb580_0;
L_0x614030c0ca30 .part v0x614030beddc0_0, 0, 7;
L_0x614030c0cad0 .part v0x614030beddc0_0, 12, 3;
L_0x614030c0cb70 .part v0x614030beddc0_0, 25, 7;
L_0x614030c0cc10 .part v0x614030beddc0_0, 7, 5;
L_0x614030c0ccb0 .part v0x614030beddc0_0, 15, 5;
L_0x614030c0cd50 .part v0x614030beddc0_0, 20, 5;
S_0x614030bf0500 .scope function.vec4.s3, "branch_idx" "branch_idx" 9 113, 9 113 0, S_0x614030bf00a0;
 .timescale 0 0;
; Variable branch_idx is vec4 return value of scope S_0x614030bf0500
v0x614030bf0800_0 .var "f3", 2 0;
TD_rv32i_tb.u_fcov.branch_idx ;
    %load/vec4 v0x614030bf0800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 3, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 4, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 5, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to branch_idx (store_vec4_to_lval)
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0x614030bf08e0 .scope task, "report_coverage" "report_coverage" 9 223, 9 223 0, S_0x614030bf00a0;
 .timescale 0 0;
TD_rv32i_tb.u_fcov.report_coverage ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf3540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf1930_0, 0, 32;
    %vpi_call/w 9 228 "$display", "\000" {0 0 0};
    %vpi_call/w 9 229 "$display", "========================================" {0 0 0};
    %vpi_call/w 9 230 "$display", "  FUNCTIONAL COVERAGE REPORT" {0 0 0};
    %vpi_call/w 9 231 "$display", "========================================" {0 0 0};
    %vpi_call/w 9 234 "$display", "\000" {0 0 0};
    %vpi_call/w 9 235 "$display", "--- Instruction Types ---" {0 0 0};
    %load/vec4 v0x614030bf2ee0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %vpi_call/w 9 236 "$display", "  R-type:   %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2740_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %vpi_call/w 9 237 "$display", "  I-ALU:    %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %vpi_call/w 9 238 "$display", "  Load:     %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf3240_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.14, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.15, 8;
T_1.14 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.15, 8;
 ; End of false expr.
    %blend;
T_1.15;
    %vpi_call/w 9 239 "$display", "  Store:    %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2340_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %vpi_call/w 9 240 "$display", "  Branch:   %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2800_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.18, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.19, 8;
T_1.18 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.19, 8;
 ; End of false expr.
    %blend;
T_1.19;
    %vpi_call/w 9 241 "$display", "  JAL:      %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2980_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %vpi_call/w 9 242 "$display", "  JALR:     %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.22, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.23, 8;
T_1.22 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.23, 8;
 ; End of false expr.
    %blend;
T_1.23;
    %vpi_call/w 9 243 "$display", "  LUI:      %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf21c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.24, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.25, 8;
T_1.24 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.25, 8;
 ; End of false expr.
    %blend;
T_1.25;
    %vpi_call/w 9 244 "$display", "  AUIPC:    %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2680_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.26, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.27, 8;
T_1.26 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.27, 8;
 ; End of false expr.
    %blend;
T_1.27;
    %vpi_call/w 9 245 "$display", "  FENCE:    %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf33e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.28, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.29, 8;
T_1.28 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.29, 8;
 ; End of false expr.
    %blend;
T_1.29;
    %vpi_call/w 9 246 "$display", "  SYSTEM:   %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf3540_0;
    %addi 11, 0, 32;
    %store/vec4 v0x614030bf3540_0, 0, 32;
    %load/vec4 v0x614030bf1930_0;
    %load/vec4 v0x614030bf2ee0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2740_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2b00_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf3240_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2340_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2800_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2980_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2e20_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf21c0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2680_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf33e0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x614030bf1930_0, 0, 32;
    %vpi_call/w 9 254 "$display", "\000" {0 0 0};
    %vpi_call/w 9 255 "$display", "--- ALU Operations ---" {0 0 0};
    %vpi_call/w 9 256 "$display", "  ADD=%0d SUB=%0d SLL=%0d SLT=%0d SLTU=%0d", &PV<v0x614030bf20e0_0, 0, 1>, &PV<v0x614030bf20e0_0, 1, 1>, &PV<v0x614030bf20e0_0, 2, 1>, &PV<v0x614030bf20e0_0, 3, 1>, &PV<v0x614030bf20e0_0, 4, 1> {0 0 0};
    %vpi_call/w 9 259 "$display", "  XOR=%0d SRL=%0d SRA=%0d OR=%0d  AND=%0d PASS_B=%0d", &PV<v0x614030bf20e0_0, 5, 1>, &PV<v0x614030bf20e0_0, 6, 1>, &PV<v0x614030bf20e0_0, 7, 1>, &PV<v0x614030bf20e0_0, 8, 1>, &PV<v0x614030bf20e0_0, 9, 1>, &PV<v0x614030bf20e0_0, 10, 1> {0 0 0};
    %load/vec4 v0x614030bf3540_0;
    %addi 11, 0, 32;
    %store/vec4 v0x614030bf3540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf1a10_0, 0, 32;
T_1.30 ;
    %load/vec4 v0x614030bf1a10_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_1.31, 5;
    %load/vec4 v0x614030bf1930_0;
    %load/vec4 v0x614030bf20e0_0;
    %load/vec4 v0x614030bf1a10_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x614030bf1930_0, 0, 32;
    %load/vec4 v0x614030bf1a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf1a10_0, 0, 32;
    %jmp T_1.30;
T_1.31 ;
    %vpi_call/w 9 268 "$display", "\000" {0 0 0};
    %vpi_call/w 9 269 "$display", "--- Branch Directions (taken/not-taken) ---" {0 0 0};
    %vpi_call/w 9 270 "$display", "  BEQ:  T=%0d NT=%0d", &PV<v0x614030bf25a0_0, 0, 1>, &PV<v0x614030bf24c0_0, 0, 1> {0 0 0};
    %vpi_call/w 9 271 "$display", "  BNE:  T=%0d NT=%0d", &PV<v0x614030bf25a0_0, 1, 1>, &PV<v0x614030bf24c0_0, 1, 1> {0 0 0};
    %vpi_call/w 9 272 "$display", "  BLT:  T=%0d NT=%0d", &PV<v0x614030bf25a0_0, 2, 1>, &PV<v0x614030bf24c0_0, 2, 1> {0 0 0};
    %vpi_call/w 9 273 "$display", "  BGE:  T=%0d NT=%0d", &PV<v0x614030bf25a0_0, 3, 1>, &PV<v0x614030bf24c0_0, 3, 1> {0 0 0};
    %vpi_call/w 9 274 "$display", "  BLTU: T=%0d NT=%0d", &PV<v0x614030bf25a0_0, 4, 1>, &PV<v0x614030bf24c0_0, 4, 1> {0 0 0};
    %vpi_call/w 9 275 "$display", "  BGEU: T=%0d NT=%0d", &PV<v0x614030bf25a0_0, 5, 1>, &PV<v0x614030bf24c0_0, 5, 1> {0 0 0};
    %load/vec4 v0x614030bf3540_0;
    %addi 12, 0, 32;
    %store/vec4 v0x614030bf3540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf1a10_0, 0, 32;
T_1.32 ;
    %load/vec4 v0x614030bf1a10_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_1.33, 5;
    %load/vec4 v0x614030bf1930_0;
    %load/vec4 v0x614030bf25a0_0;
    %load/vec4 v0x614030bf1a10_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf24c0_0;
    %load/vec4 v0x614030bf1a10_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x614030bf1930_0, 0, 32;
    %load/vec4 v0x614030bf1a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf1a10_0, 0, 32;
    %jmp T_1.32;
T_1.33 ;
    %vpi_call/w 9 282 "$display", "\000" {0 0 0};
    %vpi_call/w 9 283 "$display", "--- Memory Access Widths ---" {0 0 0};
    %vpi_call/w 9 284 "$display", "  Load:  byte=%0d half=%0d word=%0d", &PV<v0x614030bf2d40_0, 0, 1>, &PV<v0x614030bf2d40_0, 1, 1>, &PV<v0x614030bf2d40_0, 2, 1> {0 0 0};
    %vpi_call/w 9 286 "$display", "  Store: byte=%0d half=%0d word=%0d", &PV<v0x614030bf3300_0, 0, 1>, &PV<v0x614030bf3300_0, 1, 1>, &PV<v0x614030bf3300_0, 2, 1> {0 0 0};
    %load/vec4 v0x614030bf3540_0;
    %addi 6, 0, 32;
    %store/vec4 v0x614030bf3540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf1a10_0, 0, 32;
T_1.34 ;
    %load/vec4 v0x614030bf1a10_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_1.35, 5;
    %load/vec4 v0x614030bf1930_0;
    %load/vec4 v0x614030bf2d40_0;
    %load/vec4 v0x614030bf1a10_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf3300_0;
    %load/vec4 v0x614030bf1a10_0;
    %part/s 1;
    %pad/u 32;
    %add;
    %store/vec4 v0x614030bf1930_0, 0, 32;
    %load/vec4 v0x614030bf1a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf1a10_0, 0, 32;
    %jmp T_1.34;
T_1.35 ;
    %vpi_call/w 9 294 "$display", "\000" {0 0 0};
    %vpi_call/w 9 295 "$display", "--- Hazard Scenarios ---" {0 0 0};
    %load/vec4 v0x614030bf2c80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.36, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.37, 8;
T_1.36 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.37, 8;
 ; End of false expr.
    %blend;
T_1.37;
    %vpi_call/w 9 296 "$display", "  Load-use stall:    %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2400_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.38, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.39, 8;
T_1.38 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.39, 8;
 ; End of false expr.
    %blend;
T_1.39;
    %vpi_call/w 9 297 "$display", "  Branch flush:      %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf28c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.40, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.41, 8;
T_1.40 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.41, 8;
 ; End of false expr.
    %blend;
T_1.41;
    %vpi_call/w 9 298 "$display", "  JAL flush:         %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.42, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.43, 8;
T_1.42 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.43, 8;
 ; End of false expr.
    %blend;
T_1.43;
    %vpi_call/w 9 299 "$display", "  JALR flush:        %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf2bc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.44, 8;
    %pushi/vec4 4737364, 0, 32; draw_string_vec4
    %jmp/1 T_1.45, 8;
T_1.44 ; End of true expr.
    %pushi/vec4 1296651091, 0, 32; draw_string_vec4
    %jmp/0 T_1.45, 8;
 ; End of false expr.
    %blend;
T_1.45;
    %vpi_call/w 9 300 "$display", "  Load\342\206\222branch:       %s", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x614030bf3540_0;
    %addi 5, 0, 32;
    %store/vec4 v0x614030bf3540_0, 0, 32;
    %load/vec4 v0x614030bf1930_0;
    %load/vec4 v0x614030bf2c80_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2400_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf28c0_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2a40_0;
    %pad/u 32;
    %add;
    %load/vec4 v0x614030bf2bc0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x614030bf1930_0, 0, 32;
    %vpi_call/w 9 307 "$display", "\000" {0 0 0};
    %vpi_call/w 9 308 "$display", "--- Register Usage ---" {0 0 0};
    %vpi_func 9 309 "$countones" 32, v0x614030bf2fa0_0 {0 0 0};
    %vpi_call/w 9 309 "$display", "  rd written: %0d/31 registers", S<0,vec4,s32> {1 0 0};
    %vpi_func 9 310 "$countones" 32, v0x614030bf3080_0 {0 0 0};
    %vpi_call/w 9 310 "$display", "  rs1 read:   %0d/32 registers", S<0,vec4,s32> {1 0 0};
    %vpi_func 9 311 "$countones" 32, v0x614030bf3160_0 {0 0 0};
    %vpi_call/w 9 311 "$display", "  rs2 read:   %0d/32 registers", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 9 314 "$display", "\000" {0 0 0};
    %vpi_call/w 9 315 "$display", "========================================" {0 0 0};
    %load/vec4 v0x614030bf1930_0;
    %muli 100, 0, 32;
    %load/vec4 v0x614030bf3540_0;
    %div/s;
    %vpi_call/w 9 316 "$display", "  TOTAL COVERAGE: %0d / %0d bins (%0d%%)", v0x614030bf1930_0, v0x614030bf3540_0, S<0,vec4,s32> {1 0 0};
    %vpi_call/w 9 318 "$display", "========================================" {0 0 0};
    %vpi_call/w 9 319 "$display", "\000" {0 0 0};
    %end;
S_0x614030bf3940 .scope module, "u_mem" "rv32i_mem" 3 43, 10 9 0, S_0x614030b86170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "imem_addr";
    .port_info 3 /OUTPUT 32 "imem_rdata";
    .port_info 4 /INPUT 32 "dmem_addr";
    .port_info 5 /INPUT 32 "dmem_wdata";
    .port_info 6 /INPUT 4 "dmem_byte_en";
    .port_info 7 /INPUT 1 "dmem_wr_en";
    .port_info 8 /INPUT 1 "dmem_rd_en";
    .port_info 9 /OUTPUT 32 "dmem_rdata";
P_0x614030bf3b20 .param/str "INIT_FILE" 0 10 11, "program.hex";
P_0x614030bf3b60 .param/l "MEM_SIZE_BYTES" 0 10 10, +C4<00000000000000010000000000000000>;
P_0x614030bf3ba0 .param/l "NUM_WORDS" 1 10 29, +C4<00000000000000000100000000000000>;
L_0x614030c0c730 .functor AND 1, L_0x614030c0b8d0, L_0x614030c0c5a0, C4<1>, C4<1>;
L_0x7b4ee5d292e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614030bf4100_0 .net/2u *"_ivl_0", 1 0, L_0x7b4ee5d292e8;  1 drivers
v0x614030bf4200_0 .net *"_ivl_10", 31 0, L_0x614030c0c200;  1 drivers
L_0x7b4ee5d29378 .functor BUFT 1, C4<00000000000000000000000000010011>, C4<0>, C4<0>, C4<0>;
v0x614030bf42e0_0 .net/2u *"_ivl_12", 31 0, L_0x7b4ee5d29378;  1 drivers
L_0x7b4ee5d293c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614030bf43a0_0 .net/2u *"_ivl_16", 1 0, L_0x7b4ee5d293c0;  1 drivers
v0x614030bf4480_0 .net *"_ivl_19", 29 0, L_0x614030c0c3d0;  1 drivers
L_0x7b4ee5d29408 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x614030bf45b0_0 .net/2u *"_ivl_22", 31 0, L_0x7b4ee5d29408;  1 drivers
v0x614030bf4690_0 .net *"_ivl_24", 0 0, L_0x614030c0c5a0;  1 drivers
v0x614030bf4750_0 .net *"_ivl_27", 0 0, L_0x614030c0c730;  1 drivers
v0x614030bf4810_0 .net *"_ivl_28", 31 0, L_0x614030c0c7f0;  1 drivers
v0x614030bf48f0_0 .net *"_ivl_3", 29 0, L_0x614030c0bf90;  1 drivers
L_0x7b4ee5d29450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x614030bf49d0_0 .net/2u *"_ivl_30", 31 0, L_0x7b4ee5d29450;  1 drivers
L_0x7b4ee5d29330 .functor BUFT 1, C4<00000000000000000100000000000000>, C4<0>, C4<0>, C4<0>;
v0x614030bf4ab0_0 .net/2u *"_ivl_6", 31 0, L_0x7b4ee5d29330;  1 drivers
v0x614030bf4b90_0 .net *"_ivl_8", 0 0, L_0x614030c0c160;  1 drivers
v0x614030bf4c50_0 .net "clk", 0 0, v0x614030bf8550_0;  alias, 1 drivers
v0x614030bf4cf0_0 .net "dmem_addr", 31 0, L_0x614030c0b760;  alias, 1 drivers
v0x614030bf4db0_0 .net "dmem_byte_en", 3 0, v0x614030bee3a0_0;  alias, 1 drivers
v0x614030bf4e50_0 .net "dmem_rd_en", 0 0, L_0x614030c0b8d0;  alias, 1 drivers
v0x614030bf4ef0_0 .net "dmem_rdata", 31 0, L_0x614030c0c890;  alias, 1 drivers
v0x614030bf4fc0_0 .net "dmem_wdata", 31 0, v0x614030bee580_0;  alias, 1 drivers
v0x614030bf5090_0 .net "dmem_word_addr", 31 0, L_0x614030c0c4b0;  1 drivers
v0x614030bf5130_0 .net "dmem_wr_en", 0 0, L_0x614030c0ba60;  alias, 1 drivers
v0x614030bf5200_0 .net "imem_addr", 31 0, L_0x614030c09d50;  alias, 1 drivers
v0x614030bf52d0_0 .net "imem_rdata", 31 0, L_0x614030c0c2a0;  alias, 1 drivers
v0x614030bf53a0_0 .net "imem_word_addr", 31 0, L_0x614030c0c0c0;  1 drivers
v0x614030bf5460 .array "mem", 16383 0, 31 0;
v0x614030bf5520_0 .net "rst_n", 0 0, v0x614030bf8e60_0;  alias, 1 drivers
L_0x614030c0bf90 .part L_0x614030c09d50, 2, 30;
L_0x614030c0c0c0 .concat [ 30 2 0 0], L_0x614030c0bf90, L_0x7b4ee5d292e8;
L_0x614030c0c160 .cmp/gt 32, L_0x7b4ee5d29330, L_0x614030c0c0c0;
L_0x614030c0c200 .array/port v0x614030bf5460, L_0x614030c0c0c0;
L_0x614030c0c2a0 .functor MUXZ 32, L_0x7b4ee5d29378, L_0x614030c0c200, L_0x614030c0c160, C4<>;
L_0x614030c0c3d0 .part L_0x614030c0b760, 2, 30;
L_0x614030c0c4b0 .concat [ 30 2 0 0], L_0x614030c0c3d0, L_0x7b4ee5d293c0;
L_0x614030c0c5a0 .cmp/gt 32, L_0x7b4ee5d29408, L_0x614030c0c4b0;
L_0x614030c0c7f0 .array/port v0x614030bf5460, L_0x614030c0c4b0;
L_0x614030c0c890 .functor MUXZ 32, L_0x7b4ee5d29450, L_0x614030c0c7f0, L_0x614030c0c730, C4<>;
S_0x614030bf3e00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 35, 10 35 0, S_0x614030bf3940;
 .timescale 0 0;
v0x614030bf4000_0 .var/2s "i", 31 0;
S_0x614030bf5760 .scope module, "u_sva" "rv32i_sva" 3 57, 11 11 0, S_0x614030b86170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "pc_r";
    .port_info 3 /INPUT 32 "pc_next";
    .port_info 4 /INPUT 32 "de_pc_r";
    .port_info 5 /INPUT 32 "de_instruction_r";
    .port_info 6 /INPUT 1 "de_valid_r";
    .port_info 7 /INPUT 4 "de_ctrl_alu_op";
    .port_info 8 /INPUT 1 "de_ctrl_alu_src";
    .port_info 9 /INPUT 1 "de_ctrl_reg_write";
    .port_info 10 /INPUT 1 "de_ctrl_mem_read";
    .port_info 11 /INPUT 1 "de_ctrl_mem_write";
    .port_info 12 /INPUT 1 "de_ctrl_is_branch";
    .port_info 13 /INPUT 1 "de_ctrl_is_jal";
    .port_info 14 /INPUT 1 "de_ctrl_is_jalr";
    .port_info 15 /INPUT 1 "de_ctrl_is_lui";
    .port_info 16 /INPUT 1 "de_ctrl_is_auipc";
    .port_info 17 /INPUT 32 "de_alu_result";
    .port_info 18 /INPUT 1 "de_branch_taken";
    .port_info 19 /INPUT 32 "de_branch_target";
    .port_info 20 /INPUT 32 "mw_alu_result_r";
    .port_info 21 /INPUT 5 "mw_rd_addr_r";
    .port_info 22 /INPUT 1 "mw_reg_write_r";
    .port_info 23 /INPUT 1 "mw_mem_read_r";
    .port_info 24 /INPUT 1 "mw_mem_write_r";
    .port_info 25 /INPUT 1 "mw_valid_r";
    .port_info 26 /INPUT 1 "stall";
    .port_info 27 /INPUT 1 "flush";
    .port_info 28 /INPUT 32 "dmem_addr";
    .port_info 29 /INPUT 4 "dmem_byte_en";
    .port_info 30 /INPUT 1 "dmem_wr_en";
    .port_info 31 /INPUT 1 "dmem_rd_en";
v0x614030bf5c50_0 .var/i "assert_fail", 31 0;
v0x614030bf5d50_0 .var/i "assert_pass", 31 0;
v0x614030bf5e30_0 .net "clk", 0 0, v0x614030bf8550_0;  alias, 1 drivers
v0x614030bf5ed0_0 .net "de_alu_result", 31 0, v0x614030b8d170_0;  alias, 1 drivers
v0x614030bf5f70_0 .net "de_branch_taken", 0 0, v0x614030bed070_0;  alias, 1 drivers
v0x614030bf60b0_0 .net "de_branch_target", 31 0, v0x614030bed110_0;  1 drivers
v0x614030bf6170_0 .net "de_ctrl_alu_op", 3 0, v0x614030be8d50_0;  alias, 1 drivers
v0x614030bf62a0_0 .net "de_ctrl_alu_src", 0 0, v0x614030be8e30_0;  alias, 1 drivers
v0x614030bf6340_0 .net "de_ctrl_is_auipc", 0 0, v0x614030be8ed0_0;  alias, 1 drivers
v0x614030bf6470_0 .net "de_ctrl_is_branch", 0 0, v0x614030be8f70_0;  alias, 1 drivers
v0x614030bf6510_0 .net "de_ctrl_is_jal", 0 0, v0x614030be9030_0;  alias, 1 drivers
v0x614030bf65b0_0 .net "de_ctrl_is_jalr", 0 0, v0x614030be9140_0;  alias, 1 drivers
v0x614030bf6650_0 .net "de_ctrl_is_lui", 0 0, v0x614030be9200_0;  alias, 1 drivers
v0x614030bf66f0_0 .net "de_ctrl_mem_read", 0 0, v0x614030be92c0_0;  alias, 1 drivers
v0x614030bf6790_0 .net "de_ctrl_mem_write", 0 0, v0x614030be95e0_0;  alias, 1 drivers
v0x614030bf6830_0 .net "de_ctrl_reg_write", 0 0, v0x614030be96a0_0;  alias, 1 drivers
v0x614030bf68d0_0 .net "de_instruction_r", 31 0, v0x614030beddc0_0;  alias, 1 drivers
v0x614030bf6aa0_0 .net "de_pc_r", 31 0, v0x614030bedeb0_0;  1 drivers
v0x614030bf6b60_0 .net "de_valid_r", 0 0, v0x614030bee260_0;  alias, 1 drivers
v0x614030bf6c00_0 .net "dmem_addr", 31 0, L_0x614030c0b760;  alias, 1 drivers
v0x614030bf6ca0_0 .net "dmem_byte_en", 3 0, v0x614030bee3a0_0;  alias, 1 drivers
v0x614030bf6db0_0 .net "dmem_rd_en", 0 0, L_0x614030c0b8d0;  alias, 1 drivers
v0x614030bf6ea0_0 .net "dmem_wr_en", 0 0, L_0x614030c0ba60;  alias, 1 drivers
v0x614030bf6f90_0 .net "flush", 0 0, L_0x614030bf9b90;  alias, 1 drivers
v0x614030bf7080_0 .net "mw_alu_result_r", 31 0, v0x614030beea60_0;  1 drivers
v0x614030bf7140_0 .net "mw_mem_read_r", 0 0, v0x614030beeda0_0;  alias, 1 drivers
v0x614030bf7230_0 .net "mw_mem_write_r", 0 0, v0x614030bef0c0_0;  alias, 1 drivers
v0x614030bf7320_0 .net "mw_rd_addr_r", 4 0, v0x614030bef260_0;  1 drivers
v0x614030bf73c0_0 .net "mw_reg_write_r", 0 0, v0x614030bef340_0;  1 drivers
v0x614030bf7460_0 .net "mw_valid_r", 0 0, v0x614030bef4e0_0;  alias, 1 drivers
v0x614030bf7550_0 .var "past_valid", 0 0;
v0x614030bf75f0_0 .net "pc_next", 31 0, L_0x614030c0a030;  alias, 1 drivers
v0x614030bf7690_0 .net "pc_r", 31 0, v0x614030bef760_0;  1 drivers
v0x614030bf7940_0 .var "prev_de_branch_taken", 0 0;
v0x614030bf79e0_0 .var "prev_de_branch_target", 31 0;
v0x614030bf7ac0_0 .var "prev_de_instruction", 31 0;
v0x614030bf7ba0_0 .var "prev_de_valid", 0 0;
v0x614030bf7c60_0 .var "prev_flush", 0 0;
v0x614030bf7d20_0 .var "prev_pc", 31 0;
v0x614030bf7e00_0 .var "prev_rst_n", 0 0;
v0x614030bf7ec0_0 .var "prev_stall", 0 0;
v0x614030bf7f80_0 .net "rst_n", 0 0, v0x614030bf8e60_0;  alias, 1 drivers
v0x614030bf80b0_0 .net "stall", 0 0, L_0x614030b8d050;  alias, 1 drivers
S_0x614030bf5a50 .scope task, "report_assertions" "report_assertions" 11 185, 11 185 0, S_0x614030bf5760;
 .timescale 0 0;
TD_rv32i_tb.u_sva.report_assertions ;
    %vpi_call/w 11 187 "$display", "\000" {0 0 0};
    %vpi_call/w 11 188 "$display", "========================================" {0 0 0};
    %vpi_call/w 11 189 "$display", "  ASSERTION SUMMARY" {0 0 0};
    %vpi_call/w 11 190 "$display", "========================================" {0 0 0};
    %vpi_call/w 11 191 "$display", "  Checks passed: %0d", v0x614030bf5d50_0 {0 0 0};
    %vpi_call/w 11 192 "$display", "  Checks failed: %0d", v0x614030bf5c50_0 {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.46, 4;
    %vpi_call/w 11 194 "$display", "  Result: ALL ASSERTIONS PASSED" {0 0 0};
    %jmp T_2.47;
T_2.46 ;
    %vpi_call/w 11 196 "$display", "  Result: %0d ASSERTION FAILURES", v0x614030bf5c50_0 {0 0 0};
T_2.47 ;
    %vpi_call/w 11 197 "$display", "========================================" {0 0 0};
    %end;
    .scope S_0x614030b6f3d0;
T_3 ;
    %wait E_0x614030be8cf0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be92c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be95e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be8f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be8ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
    %load/vec4 v0x614030be9ac0_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
    %jmp T_3.12;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9200_0, 0, 1;
    %jmp T_3.12;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8ed0_0, 0, 1;
    %jmp T_3.12;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9030_0, 0, 1;
    %jmp T_3.12;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9140_0, 0, 1;
    %jmp T_3.12;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be92c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9380_0, 0, 1;
    %load/vec4 v0x614030be9760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
    %jmp T_3.19;
T_3.13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9440_0, 0, 1;
    %jmp T_3.19;
T_3.14 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9440_0, 0, 1;
    %jmp T_3.19;
T_3.15 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be9440_0, 0, 1;
    %jmp T_3.19;
T_3.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9440_0, 0, 1;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9440_0, 0, 1;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be95e0_0, 0, 1;
    %load/vec4 v0x614030be9760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
    %jmp T_3.24;
T_3.20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %jmp T_3.24;
T_3.21 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x614030be9500_0, 0, 2;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %load/vec4 v0x614030be9760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
    %jmp T_3.34;
T_3.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.34;
T_3.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.34;
T_3.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.34;
T_3.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.34;
T_3.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.34;
T_3.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x614030be9840_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.35, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
T_3.36 ;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x614030be9840_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x614030be9840_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_3.39, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.40;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
T_3.40 ;
T_3.38 ;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be96a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030be8e30_0, 0, 1;
    %load/vec4 v0x614030be9840_0;
    %load/vec4 v0x614030be9760_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030be9920_0, 0, 1;
    %jmp T_3.52;
T_3.41 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.42 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.43 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.44 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.45 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.46 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.47 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.48 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.49 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.50 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x614030be8d50_0, 0, 4;
    %jmp T_3.52;
T_3.52 ;
    %pop/vec4 1;
    %jmp T_3.12;
T_3.9 ;
    %jmp T_3.12;
T_3.10 ;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x614030bea290;
T_4 ;
    %wait E_0x614030bea5a0;
    %load/vec4 v0x614030bebb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030beb640_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x614030beb640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x614030beb640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614030beb720, 0, 4;
    %load/vec4 v0x614030beb640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030beb640_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x614030bebde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v0x614030bebc20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x614030bebd00_0;
    %load/vec4 v0x614030bebc20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614030beb720, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x614030be9d80;
T_5 ;
    %wait E_0x614030be9f50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %load/vec4 v0x614030bea190_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x614030bea0d0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x614030be9fd0_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x614030b6f020;
T_6 ;
    %wait E_0x614030be89b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %load/vec4 v0x614030b87d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.0 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %add;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.1 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %sub;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.2 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.5 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %xor;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.6 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.7 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.8 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %or;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.9 ;
    %load/vec4 v0x614030b86d20_0;
    %load/vec4 v0x614030b87c90_0;
    %and;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.10 ;
    %load/vec4 v0x614030b87c90_0;
    %store/vec4 v0x614030b8d170_0, 0, 32;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x614030b69e70;
T_7 ;
    %wait E_0x614030bea5a0;
    %load/vec4 v0x614030befa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bef760_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x614030bef680_0;
    %assign/vec4 v0x614030bef760_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x614030b69e70;
T_8 ;
    %wait E_0x614030bea5a0;
    %load/vec4 v0x614030befa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bedeb0_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x614030beddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bee260_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x614030befad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x614030bee700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x614030beddc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bee260_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x614030bef760_0;
    %assign/vec4 v0x614030bedeb0_0, 0;
    %load/vec4 v0x614030bee7c0_0;
    %assign/vec4 v0x614030beddc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bee260_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x614030b69e70;
T_9 ;
    %wait E_0x614030bd54d0;
    %load/vec4 v0x614030bed330_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x614030bedeb0_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x614030bedff0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x614030becc20_0, 0, 32;
    %load/vec4 v0x614030bed290_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x614030bedcf0_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x614030bee190_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0x614030bece00_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x614030b69e70;
T_10 ;
    %wait E_0x614030aa0a40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %load/vec4 v0x614030bed4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x614030bed5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x614030bed400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x614030beddc0_0;
    %parti/s 3, 12, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x614030bedff0_0;
    %load/vec4 v0x614030bee190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x614030bedff0_0;
    %load/vec4 v0x614030bee190_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x614030bedff0_0;
    %load/vec4 v0x614030bee190_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x614030bee190_0;
    %load/vec4 v0x614030bedff0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x614030bedff0_0;
    %load/vec4 v0x614030bee190_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x614030bee190_0;
    %load/vec4 v0x614030bedff0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x614030bed070_0, 0, 1;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x614030b69e70;
T_11 ;
    %wait E_0x614030ab6170;
    %load/vec4 v0x614030bed5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x614030bedff0_0;
    %load/vec4 v0x614030bedcf0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %store/vec4 v0x614030bed110_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x614030bedeb0_0;
    %load/vec4 v0x614030bedcf0_0;
    %add;
    %store/vec4 v0x614030bed110_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x614030b69e70;
T_12 ;
    %wait E_0x614030bea5a0;
    %load/vec4 v0x614030befa00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030beea60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bef400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bef180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x614030bef260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bef340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030beeda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bef0c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x614030beefe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030beef20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030beee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030beeb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030beec00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bef4e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x614030befb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x614030befc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bef4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bef340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030beeda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bef0c0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x614030beced0_0;
    %assign/vec4 v0x614030beea60_0, 0;
    %load/vec4 v0x614030bee190_0;
    %assign/vec4 v0x614030bef400_0, 0;
    %load/vec4 v0x614030bedeb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x614030bef180_0, 0;
    %load/vec4 v0x614030beddc0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x614030bef260_0, 0;
    %load/vec4 v0x614030bedb50_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.6, 8;
    %load/vec4 v0x614030bee260_0;
    %and;
T_12.6;
    %assign/vec4 v0x614030bef340_0, 0;
    %load/vec4 v0x614030bed740_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.7, 8;
    %load/vec4 v0x614030bee260_0;
    %and;
T_12.7;
    %assign/vec4 v0x614030beeda0_0, 0;
    %load/vec4 v0x614030beda80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.8, 8;
    %load/vec4 v0x614030bee260_0;
    %and;
T_12.8;
    %assign/vec4 v0x614030bef0c0_0, 0;
    %load/vec4 v0x614030bed9b0_0;
    %assign/vec4 v0x614030beefe0_0, 0;
    %load/vec4 v0x614030bed8e0_0;
    %assign/vec4 v0x614030beef20_0, 0;
    %load/vec4 v0x614030bed810_0;
    %assign/vec4 v0x614030beee60_0, 0;
    %load/vec4 v0x614030bed4d0_0;
    %assign/vec4 v0x614030beeb40_0, 0;
    %load/vec4 v0x614030bed5a0_0;
    %assign/vec4 v0x614030beec00_0, 0;
    %load/vec4 v0x614030bee260_0;
    %assign/vec4 v0x614030bef4e0_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x614030b69e70;
T_13 ;
    %wait E_0x614030ab5ec0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %load/vec4 v0x614030beefe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x614030beea60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x614030bef400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x614030bef400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x614030bef400_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %load/vec4 v0x614030bef400_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x614030beea60_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x614030bef400_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %load/vec4 v0x614030bef400_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13.4;
T_13.2 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x614030bee3a0_0, 0, 4;
    %load/vec4 v0x614030bef400_0;
    %store/vec4 v0x614030bee580_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x614030b69e70;
T_14 ;
    %wait E_0x614030ab5a40;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x614030bef840_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x614030bef920_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030beecc0_0, 0, 32;
    %load/vec4 v0x614030beefe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %load/vec4 v0x614030bee4e0_0;
    %store/vec4 v0x614030beecc0_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x614030beea60_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v0x614030bee4e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x614030bef840_0, 0, 8;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x614030bee4e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x614030bef840_0, 0, 8;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x614030bee4e0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x614030bef840_0, 0, 8;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x614030bee4e0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x614030bef840_0, 0, 8;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %load/vec4 v0x614030beef20_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x614030bef840_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x614030bef840_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x614030bef840_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x614030beecc0_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x614030beea60_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %jmp T_14.14;
T_14.12 ;
    %load/vec4 v0x614030bee4e0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x614030bef920_0, 0, 16;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v0x614030bee4e0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x614030bef920_0, 0, 16;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %load/vec4 v0x614030beef20_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x614030bef920_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %load/vec4 v0x614030bef920_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x614030bef920_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %store/vec4 v0x614030beecc0_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x614030bee4e0_0;
    %store/vec4 v0x614030beecc0_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x614030b69e70;
T_15 ;
    %wait E_0x614030a7cf40;
    %load/vec4 v0x614030beeb40_0;
    %flag_set/vec4 8;
    %jmp/1 T_15.2, 8;
    %load/vec4 v0x614030beec00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_15.2;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x614030bef180_0;
    %store/vec4 v0x614030bef5a0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x614030beee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.3, 8;
    %load/vec4 v0x614030beecc0_0;
    %store/vec4 v0x614030bef5a0_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0x614030beea60_0;
    %store/vec4 v0x614030bef5a0_0, 0, 32;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x614030bf3940;
T_16 ;
    %fork t_1, S_0x614030bf3e00;
    %jmp t_0;
    .scope S_0x614030bf3e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf4000_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x614030bf4000_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x614030bf4000_0;
    %store/vec4a v0x614030bf5460, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x614030bf4000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x614030bf4000_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x614030bf3940;
t_0 %join;
    %vpi_call/w 10 37 "$readmemh", P_0x614030bf3b20, v0x614030bf5460 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x614030bf3940;
T_17 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf5130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x614030bf5090_0;
    %cmpi/u 16384, 0, 32;
    %flag_get/vec4 5;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x614030bf4db0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %load/vec4 v0x614030bf4fc0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x614030bf5090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614030bf5460, 0, 4;
T_17.3 ;
    %load/vec4 v0x614030bf4db0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v0x614030bf4fc0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x614030bf5090_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x614030bf5460, 4, 5;
T_17.5 ;
    %load/vec4 v0x614030bf4db0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x614030bf4fc0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x614030bf5090_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x614030bf5460, 4, 5;
T_17.7 ;
    %load/vec4 v0x614030bf4db0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %load/vec4 v0x614030bf4fc0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x614030bf5090_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x614030bf5460, 4, 5;
T_17.9 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x614030bf5760;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %end;
    .thread T_18, $init;
    .scope S_0x614030bf5760;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf7550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf7e00_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x614030bf5760;
T_20 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf7690_0;
    %assign/vec4 v0x614030bf7d20_0, 0;
    %load/vec4 v0x614030bf68d0_0;
    %assign/vec4 v0x614030bf7ac0_0, 0;
    %load/vec4 v0x614030bf60b0_0;
    %assign/vec4 v0x614030bf79e0_0, 0;
    %load/vec4 v0x614030bf80b0_0;
    %assign/vec4 v0x614030bf7ec0_0, 0;
    %load/vec4 v0x614030bf6f90_0;
    %assign/vec4 v0x614030bf7c60_0, 0;
    %load/vec4 v0x614030bf6b60_0;
    %assign/vec4 v0x614030bf7ba0_0, 0;
    %load/vec4 v0x614030bf5f70_0;
    %assign/vec4 v0x614030bf7940_0, 0;
    %load/vec4 v0x614030bf7f80_0;
    %assign/vec4 v0x614030bf7e00_0, 0;
    %load/vec4 v0x614030bf7f80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0x614030bf7e00_0;
    %and;
T_20.0;
    %assign/vec4 v0x614030bf7550_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x614030bf5760;
T_21 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf7f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.2, 9;
    %load/vec4 v0x614030bf7550_0;
    %and;
T_21.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x614030bf7690_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.3, 8;
    %vpi_call/w 11 93 "$display", "[ASSERT FAIL] %s at time %0t", "pc_aligned", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x614030bf75f0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.5, 8;
    %vpi_call/w 11 96 "$display", "[ASSERT FAIL] %s at time %0t", "pc_next_aligned", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.6 ;
    %load/vec4 v0x614030bf7ec0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.9, 9;
    %load/vec4 v0x614030bf7c60_0;
    %nor/r;
    %and;
T_21.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %load/vec4 v0x614030bf7690_0;
    %load/vec4 v0x614030bf7d20_0;
    %addi 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %vpi_call/w 11 100 "$display", "[ASSERT FAIL] %s at time %0t", "pc_plus4", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.11 ;
T_21.7 ;
    %load/vec4 v0x614030bf7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0x614030bf7690_0;
    %load/vec4 v0x614030bf7d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %vpi_call/w 11 104 "$display", "[ASSERT FAIL] %s at time %0t", "pc_stall_hold", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.15;
T_21.14 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.15 ;
T_21.12 ;
    %load/vec4 v0x614030bf80b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.18, 9;
    %load/vec4 v0x614030bf6f90_0;
    %and;
T_21.18;
    %nor/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %vpi_call/w 11 118 "$display", "[ASSERT FAIL] %s at time %0t", "no_stall_and_flush", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.17;
T_21.16 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.17 ;
    %load/vec4 v0x614030bf7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.19, 8;
    %load/vec4 v0x614030bf6b60_0;
    %nor/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.21, 8;
    %vpi_call/w 11 122 "$display", "[ASSERT FAIL] %s at time %0t", "flush_invalidates_de", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.22;
T_21.21 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.22 ;
T_21.19 ;
    %load/vec4 v0x614030bf7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %load/vec4 v0x614030bf68d0_0;
    %load/vec4 v0x614030bf7ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.25, 8;
    %vpi_call/w 11 127 "$display", "[ASSERT FAIL] %s at time %0t", "stall_holds_de", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.26;
T_21.25 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.26 ;
T_21.23 ;
    %load/vec4 v0x614030bf7ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %load/vec4 v0x614030bf7460_0;
    %nor/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %vpi_call/w 11 131 "$display", "[ASSERT FAIL] %s at time %0t", "stall_bubble_mw", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.30;
T_21.29 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.30 ;
T_21.27 ;
    %load/vec4 v0x614030bf6ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.33, 9;
    %load/vec4 v0x614030bf6db0_0;
    %and;
T_21.33;
    %nor/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %vpi_call/w 11 136 "$display", "[ASSERT FAIL] %s at time %0t", "no_simultaneous_rw", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.32 ;
    %load/vec4 v0x614030bf6ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.34, 8;
    %load/vec4 v0x614030bf6ca0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.36, 8;
    %vpi_call/w 11 140 "$display", "[ASSERT FAIL] %s at time %0t", "write_has_byte_en", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.37;
T_21.36 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.37 ;
T_21.34 ;
    %load/vec4 v0x614030bf6ea0_0;
    %flag_set/vec4 9;
    %jmp/1 T_21.41, 9;
    %load/vec4 v0x614030bf6db0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_21.41;
    %flag_get/vec4 9;
    %jmp/0 T_21.40, 9;
    %load/vec4 v0x614030bf6ca0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.38, 8;
    %load/vec4 v0x614030bf6c00_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.42, 8;
    %vpi_call/w 11 144 "$display", "[ASSERT FAIL] %s at time %0t", "word_aligned", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.43;
T_21.42 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.43 ;
T_21.38 ;
    %load/vec4 v0x614030bf6ea0_0;
    %flag_set/vec4 9;
    %jmp/1 T_21.47, 9;
    %load/vec4 v0x614030bf6db0_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_21.47;
    %flag_get/vec4 9;
    %jmp/0 T_21.46, 9;
    %load/vec4 v0x614030bf6ca0_0;
    %cmpi/e 3, 0, 4;
    %flag_get/vec4 4;
    %jmp/1 T_21.48, 4;
    %load/vec4 v0x614030bf6ca0_0;
    %pushi/vec4 12, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_21.48;
    %and;
T_21.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.44, 8;
    %load/vec4 v0x614030bf6c00_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.49, 8;
    %vpi_call/w 11 149 "$display", "[ASSERT FAIL] %s at time %0t", "half_aligned", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.50;
T_21.49 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.50 ;
T_21.44 ;
    %load/vec4 v0x614030bf66f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.53, 9;
    %load/vec4 v0x614030bf6790_0;
    %and;
T_21.53;
    %nor/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.51, 8;
    %vpi_call/w 11 155 "$display", "[ASSERT FAIL] %s at time %0t", "no_read_write_decode", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.52;
T_21.51 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.52 ;
    %load/vec4 v0x614030bf6510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.54, 8;
    %load/vec4 v0x614030bf6830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.56, 8;
    %vpi_call/w 11 159 "$display", "[ASSERT FAIL] %s at time %0t", "jal_writes_reg", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.57;
T_21.56 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.57 ;
T_21.54 ;
    %load/vec4 v0x614030bf65b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.58, 8;
    %load/vec4 v0x614030bf6830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.60, 8;
    %vpi_call/w 11 161 "$display", "[ASSERT FAIL] %s at time %0t", "jalr_writes_reg", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.61;
T_21.60 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.61 ;
T_21.58 ;
    %load/vec4 v0x614030bf6470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.62, 8;
    %load/vec4 v0x614030bf6830_0;
    %nor/r;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.64, 8;
    %vpi_call/w 11 165 "$display", "[ASSERT FAIL] %s at time %0t", "branch_no_reg_write", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.65;
T_21.64 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.65 ;
T_21.62 ;
    %load/vec4 v0x614030bf6b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.68, 9;
    %load/vec4 v0x614030bf6510_0;
    %and;
T_21.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.66, 8;
    %load/vec4 v0x614030bf5f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.69, 8;
    %vpi_call/w 11 171 "$display", "[ASSERT FAIL] %s at time %0t", "jal_always_taken", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.70;
T_21.69 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.70 ;
T_21.66 ;
    %load/vec4 v0x614030bf6b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.73, 9;
    %load/vec4 v0x614030bf65b0_0;
    %and;
T_21.73;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.71, 8;
    %load/vec4 v0x614030bf5f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.74, 8;
    %vpi_call/w 11 173 "$display", "[ASSERT FAIL] %s at time %0t", "jalr_always_taken", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.75;
T_21.74 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.75 ;
T_21.71 ;
    %load/vec4 v0x614030bf6b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.78, 9;
    %load/vec4 v0x614030bf5f70_0;
    %and;
T_21.78;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.76, 8;
    %load/vec4 v0x614030bf60b0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.79, 8;
    %vpi_call/w 11 177 "$display", "[ASSERT FAIL] %s at time %0t", "branch_target_aligned", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.80;
T_21.79 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.80 ;
T_21.76 ;
    %load/vec4 v0x614030bf7ba0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_21.84, 10;
    %load/vec4 v0x614030bf7940_0;
    %and;
T_21.84;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.83, 9;
    %load/vec4 v0x614030bf7ec0_0;
    %nor/r;
    %and;
T_21.83;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.81, 8;
    %load/vec4 v0x614030bf7690_0;
    %load/vec4 v0x614030bf79e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.85, 8;
    %vpi_call/w 11 181 "$display", "[ASSERT FAIL] %s at time %0t", "taken_branch_pc", $time {0 0 0};
    %load/vec4 v0x614030bf5c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5c50_0, 0, 32;
    %jmp T_21.86;
T_21.85 ;
    %load/vec4 v0x614030bf5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf5d50_0, 0, 32;
T_21.86 ;
T_21.81 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x614030bf00a0;
T_22 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf3240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf33e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x614030bf3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x614030bf1cd0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_22.9, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_22.10, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_22.11, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_22.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %jmp T_22.15;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2ee0_0, 0;
    %jmp T_22.15;
T_22.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2740_0, 0;
    %jmp T_22.15;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2b00_0, 0;
    %jmp T_22.15;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf3240_0, 0;
    %jmp T_22.15;
T_22.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2340_0, 0;
    %jmp T_22.15;
T_22.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2800_0, 0;
    %jmp T_22.15;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2980_0, 0;
    %jmp T_22.15;
T_22.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2e20_0, 0;
    %jmp T_22.15;
T_22.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf21c0_0, 0;
    %jmp T_22.15;
T_22.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2680_0, 0;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf33e0_0, 0;
    %jmp T_22.15;
T_22.15 ;
    %pop/vec4 1;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x614030bf00a0;
T_23 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x614030bf20e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x614030bf3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.4, 9;
    %load/vec4 v0x614030bf1cd0_0;
    %cmpi/e 51, 0, 7;
    %flag_get/vec4 4;
    %jmp/1 T_23.5, 4;
    %load/vec4 v0x614030bf1cd0_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_23.5;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x614030bf0c90_0;
    %assign/vec4/off/d v0x614030bf20e0_0, 4, 5;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x614030bf00a0;
T_24 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x614030bf25a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x614030bf24c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x614030bf3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.4, 9;
    %load/vec4 v0x614030bf0e50_0;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x614030bf0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.5, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x614030bf17b0_0;
    %store/vec4 v0x614030bf0800_0, 0, 3;
    %callf/vec4 TD_rv32i_tb.u_fcov.branch_idx, S_0x614030bf0500;
    %ix/vec4 4;
    %assign/vec4/off/d v0x614030bf25a0_0, 4, 5;
    %jmp T_24.6;
T_24.5 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x614030bf17b0_0;
    %store/vec4 v0x614030bf0800_0, 0, 3;
    %callf/vec4 TD_rv32i_tb.u_fcov.branch_idx, S_0x614030bf0500;
    %ix/vec4 4;
    %assign/vec4/off/d v0x614030bf24c0_0, 4, 5;
T_24.6 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x614030bf00a0;
T_25 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614030bf2d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x614030bf3300_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x614030bf3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x614030bf1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x614030bf1300_0;
    %assign/vec4/off/d v0x614030bf2d40_0, 4, 5;
T_25.4 ;
    %load/vec4 v0x614030bf13f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x614030bf1300_0;
    %assign/vec4/off/d v0x614030bf3300_0, 4, 5;
T_25.6 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x614030bf00a0;
T_26 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf28c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614030bf2bc0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x614030bf34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2c80_0, 0;
T_26.2 ;
    %load/vec4 v0x614030bf1710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.6, 9;
    %load/vec4 v0x614030bf0e50_0;
    %and;
T_26.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2400_0, 0;
T_26.4 ;
    %load/vec4 v0x614030bf1710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.9, 9;
    %load/vec4 v0x614030bf0f90_0;
    %and;
T_26.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf28c0_0, 0;
T_26.7 ;
    %load/vec4 v0x614030bf1710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.12, 9;
    %load/vec4 v0x614030bf1080_0;
    %and;
T_26.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2a40_0, 0;
T_26.10 ;
    %load/vec4 v0x614030bf1710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.15, 9;
    %load/vec4 v0x614030bf0e50_0;
    %and;
T_26.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2280_0, 0;
T_26.13 ;
    %load/vec4 v0x614030bf1af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.18, 9;
    %load/vec4 v0x614030bf0e50_0;
    %and;
T_26.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614030bf2bc0_0, 0;
T_26.16 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x614030bf00a0;
T_27 ;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf1ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bf2fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bf3080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x614030bf3160_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x614030bf3600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x614030bf14e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.6, 9;
    %load/vec4 v0x614030bf1d70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x614030bf1d70_0;
    %assign/vec4/off/d v0x614030bf2fa0_0, 4, 5;
T_27.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x614030bf1e30_0;
    %assign/vec4/off/d v0x614030bf3080_0, 4, 5;
    %load/vec4 v0x614030bf1170_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_27.10, 10;
    %load/vec4 v0x614030bf0d60_0;
    %nor/r;
    %and;
T_27.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.9, 9;
    %load/vec4 v0x614030bf0f90_0;
    %nor/r;
    %and;
T_27.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x614030bf1f10_0;
    %assign/vec4/off/d v0x614030bf3160_0, 4, 5;
T_27.7 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x614030b86170;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf8550_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x614030b86170;
T_29 ;
    %delay 5000, 0;
    %load/vec4 v0x614030bf8550_0;
    %inv;
    %store/vec4 v0x614030bf8550_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x614030b86170;
T_30 ;
    %vpi_call/w 3 118 "$dumpfile", "rv32i_tb.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x614030b86170 {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x614030b86170;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf8f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf8fc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bf8610_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf8e60_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_31.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.1, 5;
    %jmp/1 T_31.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x614030bf04a0;
    %jmp T_31.0;
T_31.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030bf8e60_0, 0, 1;
T_31.2 ;
    %load/vec4 v0x614030bf8f00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v0x614030bf8610_0;
    %cmpi/s 10000, 0, 32;
    %flag_get/vec4 5;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz T_31.3, 8;
    %wait E_0x614030bf04a0;
    %load/vec4 v0x614030bf8610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614030bf8610_0, 0, 32;
    %load/vec4 v0x614030bf8b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.7, 9;
    %load/vec4 v0x614030bf86f0_0;
    %pushi/vec4 4294967280, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_31.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030bf8f00_0, 0, 1;
    %load/vec4 v0x614030bf8a50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614030bf8fc0_0, 0, 1;
    %vpi_call/w 3 144 "$display", "*** PASS *** (cycle %0d)", v0x614030bf8610_0 {0 0 0};
    %jmp T_31.9;
T_31.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614030bf8fc0_0, 0, 1;
    %vpi_call/w 3 147 "$display", "*** FAIL *** value=%0d (cycle %0d)", v0x614030bf8a50_0, v0x614030bf8610_0 {0 0 0};
T_31.9 ;
T_31.5 ;
    %jmp T_31.2;
T_31.3 ;
    %load/vec4 v0x614030bf8f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %vpi_call/w 3 153 "$display", "*** TIMEOUT *** after %0d cycles", P_0x614030b99bd0 {0 0 0};
T_31.10 ;
    %fork TD_rv32i_tb.u_sva.report_assertions, S_0x614030bf5a50;
    %join;
    %fork TD_rv32i_tb.u_fcov.report_coverage, S_0x614030bf08e0;
    %join;
    %fork t_3, S_0x614030b856d0;
    %jmp t_2;
    .scope S_0x614030b856d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614030bd0640_0, 0, 32;
T_31.12 ;
    %load/vec4 v0x614030bd0640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.13, 5;
    %vpi_call/w 3 163 "$display", "REGDUMP x%0d %08h", v0x614030bd0640_0, &A<v0x614030beb720, v0x614030bd0640_0 > {0 0 0};
    %load/vec4 v0x614030bd0640_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x614030bd0640_0, 0, 32;
    %jmp T_31.12;
T_31.13 ;
    %end;
    .scope S_0x614030b86170;
t_2 %join;
    %delay 20000, 0;
    %vpi_call/w 3 167 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rv32i_tb.sv";
    "../rtl/rv32i_top.sv";
    "../rtl/rv32i_alu.sv";
    "../rtl/rv32i_control.sv";
    "../rtl/rv32i_imm_gen.sv";
    "../rtl/rv32i_regfile.sv";
    "rv32i_fcov.sv";
    "rv32i_mem.sv";
    "rv32i_sva.sv";
