

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_10'
================================================================
* Date:           Mon Jun 26 10:21:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  4.961 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     59|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_32_85_1_1_U76  |mux_32_85_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_fu_83_p2           |         +|   0|  0|  10|           2|           1|
    |exitcond515919_fu_77_p2  |      icmp|   0|  0|   8|           2|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  18|           4|           3|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index2699_t_load  |   9|          2|    2|          4|
    |loop_index2699_t_fu_34                  |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  27|          6|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |loop_index2699_t_fu_34  |  2|   0|    2|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   |  4|   0|    4|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------+-----+-----+------------+----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_10|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_10|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_10|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_10|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_10|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_10|  return value|
|k_V_address0   |  out|    6|   ap_memory|                         k_V|         array|
|k_V_ce0        |  out|    1|   ap_memory|                         k_V|         array|
|k_V_we0        |  out|    1|   ap_memory|                         k_V|         array|
|k_V_d0         |  out|   85|   ap_memory|                         k_V|         array|
|dr_dt_V_0_129  |   in|   85|     ap_none|               dr_dt_V_0_129|        scalar|
|dr_dt_V_1_132  |   in|   85|     ap_none|               dr_dt_V_1_132|        scalar|
|dr_dt_V_2_135  |   in|   85|     ap_none|               dr_dt_V_2_135|        scalar|
+---------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%loop_index2699_t = alloca i32 1"   --->   Operation 4 'alloca' 'loop_index2699_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dr_dt_V_2_135_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_2_135"   --->   Operation 5 'read' 'dr_dt_V_2_135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dr_dt_V_1_132_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_1_132"   --->   Operation 6 'read' 'dr_dt_V_1_132_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dr_dt_V_0_129_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_0_129"   --->   Operation 7 'read' 'dr_dt_V_0_129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2699_t"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2698"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%loop_index2699_t_load = load i2 %loop_index2699_t"   --->   Operation 10 'load' 'loop_index2699_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.95ns)   --->   "%exitcond515919 = icmp_eq  i2 %loop_index2699_t_load, i2 3"   --->   Operation 12 'icmp' 'exitcond515919' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.56ns)   --->   "%empty = add i2 %loop_index2699_t_load, i2 1"   --->   Operation 14 'add' 'empty' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond515919, void %load-store-loop2698.split, void %load-store-loop.preheader.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index2699_t_cast = zext i2 %loop_index2699_t_load"   --->   Operation 16 'zext' 'loop_index2699_t_cast' <Predicate = (!exitcond515919)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %loop_index2699_t_cast"   --->   Operation 17 'getelementptr' 'k_V_addr' <Predicate = (!exitcond515919)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.70ns)   --->   "%tmp_s = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %dr_dt_V_0_129_read, i85 %dr_dt_V_1_132_read, i85 %dr_dt_V_2_135_read, i2 %loop_index2699_t_load"   --->   Operation 18 'mux' 'tmp_s' <Predicate = (!exitcond515919)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%store_ln0 = store i85 %tmp_s, i6 %k_V_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond515919)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty, i2 %loop_index2699_t"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond515919)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2698"   --->   Operation 21 'br' 'br_ln0' <Predicate = (!exitcond515919)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (exitcond515919)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ k_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dr_dt_V_0_129]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dr_dt_V_1_132]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dr_dt_V_2_135]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index2699_t      (alloca           ) [ 01]
dr_dt_V_2_135_read    (read             ) [ 00]
dr_dt_V_1_132_read    (read             ) [ 00]
dr_dt_V_0_129_read    (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
loop_index2699_t_load (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
exitcond515919        (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
empty                 (add              ) [ 00]
br_ln0                (br               ) [ 00]
loop_index2699_t_cast (zext             ) [ 00]
k_V_addr              (getelementptr    ) [ 00]
tmp_s                 (mux              ) [ 00]
store_ln0             (store            ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="k_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dr_dt_V_0_129">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dr_dt_V_0_129"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dr_dt_V_1_132">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dr_dt_V_1_132"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dr_dt_V_2_135">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dr_dt_V_2_135"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i85.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="loop_index2699_t_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index2699_t/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="dr_dt_V_2_135_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="85" slack="0"/>
<pin id="40" dir="0" index="1" bw="85" slack="0"/>
<pin id="41" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dr_dt_V_2_135_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="dr_dt_V_1_132_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="85" slack="0"/>
<pin id="46" dir="0" index="1" bw="85" slack="0"/>
<pin id="47" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dr_dt_V_1_132_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="dr_dt_V_0_129_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="85" slack="0"/>
<pin id="52" dir="0" index="1" bw="85" slack="0"/>
<pin id="53" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dr_dt_V_0_129_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="k_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="85" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="2" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_V_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="85" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="85" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="2" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="loop_index2699_t_load_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index2699_t_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="exitcond515919_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="0"/>
<pin id="79" dir="0" index="1" bw="2" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond515919/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="empty_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="2" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="loop_index2699_t_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index2699_t_cast/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_s_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="85" slack="0"/>
<pin id="96" dir="0" index="1" bw="85" slack="0"/>
<pin id="97" dir="0" index="2" bw="85" slack="0"/>
<pin id="98" dir="0" index="3" bw="85" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="0"/>
<pin id="100" dir="1" index="5" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1005" name="loop_index2699_t_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index2699_t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="30" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="74" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="50" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="44" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="38" pin="2"/><net_sink comp="94" pin=3"/></net>

<net id="105"><net_src comp="74" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="106"><net_src comp="94" pin="5"/><net_sink comp="63" pin=1"/></net>

<net id="111"><net_src comp="83" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="34" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="107" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: k_V | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_10 : dr_dt_V_0_129 | {1 }
	Port: runge_kutta_45_Pipeline_10 : dr_dt_V_1_132 | {1 }
	Port: runge_kutta_45_Pipeline_10 : dr_dt_V_2_135 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index2699_t_load : 1
		exitcond515919 : 2
		empty : 2
		br_ln0 : 3
		loop_index2699_t_cast : 2
		k_V_addr : 3
		tmp_s : 2
		store_ln0 : 4
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_s_fu_94          |    0    |    14   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_83          |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   icmp   |      exitcond515919_fu_77     |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          | dr_dt_V_2_135_read_read_fu_38 |    0    |    0    |
|   read   | dr_dt_V_1_132_read_read_fu_44 |    0    |    0    |
|          | dr_dt_V_0_129_read_read_fu_50 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |  loop_index2699_t_cast_fu_89  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    32   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|loop_index2699_t_reg_112|    2   |
+------------------------+--------+
|          Total         |    2   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    2   |    -   |
+-----------+--------+--------+
|   Total   |    2   |   32   |
+-----------+--------+--------+
