--- verilog_synth
+++ uhdm_synth
@@ -1,11 +1,11 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-30.10" *)
+(* top =  1  *)
 module gate(off, fib2);
-(* src = "dut.sv:4.30-4.33" *)
+(* src = "dut.sv:2.5-2.8" *)
 input [31:0] off;
 wire [31:0] off;
-(* src = "dut.sv:24.20-24.24" *)
+(* src = "dut.sv:2.10-2.14" *)
 output [31:0] fib2;
 wire [31:0] fib2;
 wire _000_;
@@ -61,8 +61,8 @@
 wire _050_;
 wire _051_;
 (* nosync = 32'd1 *)
-(* src = "dut.sv:19.24-19.25" *)
-wire [31:0] \fib_wrap$func$dut.sv:28$1.o ;
+(* src = "dut.sv:28.18-28.35" *)
+wire [31:0] \fib_wrap$func$dut.sv:28$3.o ;
 \$_AND_  _052_ (
 .A(off[28]),
 .B(off[29]),
@@ -482,5 +482,5 @@
 .A(off[0]),
 .Y(fib2[0])
 );
-assign \fib_wrap$func$dut.sv:28$1.o  = 32'hxxxxxxxx;
+assign \fib_wrap$func$dut.sv:28$3.o  = 32'hxxxxxxxx;
 endmodule
