{
  "author" : "Premysl Houdek",
  "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
  "name" : "tms570",
  "peripherals" :
  [
    {
      "name" : "ADC",
      "full name" : "Analog To Digital Converter",
      "offset" : ["0xFFF7C000","0xFFF7C200"],
      "sulfixes" : ["1","2"],
      "registers" :
      [
{
          "name" : "RSTCR",
          "info" : "ADC Reset Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "RESET",
               "info" : "This bit is used to reset the ADC internal state machines and control/status registers. This reset"
             }
          ]
        },
{
          "name" : "OPMODECR",
          "info" : "ADC Operating Mode Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "04",
          "fields" : [
             {
               "bit_number" : "31",
               "bit_Field_Name" : "10/12 BIT",
               "info" : "This bit controls the resolution of the ADC core. It also affects the size of the conversion"
             }
          ]
        },
{
          "name" : "CLOCKCR",
          "info" : "ADC Clock Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "08",
          "fields" : [
             {
               "bit_number" : "4-0",
               "bit_Field_Name" : "PS",
               "info" : "ADC Clock Prescaler. These bits define the prescaler value for the ADC core clock (ADCLK). The"
             }
          ]
        },
{
          "name" : "CALCR",
          "info" : "ADC Calibration Mode Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0C",
          "fields" : [
             {
               "bit_number" : "24",
               "bit_Field_Name" : "SELF TEST",
               "info" : "ADC Self Test Enable. When this bit is Set, either ADREFHI or ADREFLO is connected through a"
             },
             {
               "bit_number" : "16",
               "bit_Field_Name" : "CAL ST",
               "info" : "ADC Calibration Conversion Start. Setting the CAL ST bit while the CAL EN bit is set starts"
             },
             {
               "bit_number" : "9",
               "bit_Field_Name" : "BRIDGE EN",
               "info" : "Bridge Enable. When set with the HILO bit, BRIDGE EN allows a reference voltage to be"
             },
             {
               "bit_number" : "8",
               "bit_Field_Name" : "HILO",
               "info" : "ADC Self Test mode and Calibration Mode Reference Source Selection."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "CAL EN",
               "info" : "ADC Calibration Enable. When this bit is Set, the input channel multiplexor is disconnected and the"
             }
          ]
        },
{
          "name" : "GxMODECR",
          "info" : "ADC Event Group Operating Mode Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "10",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "16",
               "bit_Field_Name" : "No Reset on ChnSel",
               "info" : "No Event Group Results Memory Reset on New Channel Select."
             },
             {
               "bit_number" : "9-8",
               "bit_Field_Name" : "EV DATA FMT",
               "info" : "Event Group Read Data Format."
             }
          ]
        },
{
          "name" : "EVSRC",
          "info" : "ADC Trigger Source Select Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "1C",
          "fields" : [
             {
               "bit_number" : "4",
               "bit_Field_Name" : "EV EDG BOTH",
               "info" : "rising and falling edge detected on the selected trigger source."
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "EV EDG SEL",
               "info" : "Event Group Trigger Edge Polarity Select. This bit determines the polarity of the transition on the"
             },
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "EV SRC",
               "info" : "Event Group Trigger Source."
             }
          ]
        },
{
          "name" : "G1SRC",
          "info" : "ADC Group1 Trigger Source Select Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "20",
          "fields" : [
             {
               "bit_number" : "4",
               "bit_Field_Name" : "GI EDG BOTH",
               "info" : "Group1 Trigger Edge Polarity Select. This bit configures the group1 to be triggered on both rising"
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "G1 EDG SEL",
               "info" : "Group1 Trigger Edge Polarity Select. This bit determines the polarity of the transition on the"
             },
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "G1 SRC",
               "info" : "Group1 Trigger Source."
             }
          ]
        },
{
          "name" : "G2SRC",
          "info" : "ADC Group2 Trigger Source Select Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "24",
          "fields" : [
             {
               "bit_number" : "4",
               "bit_Field_Name" : "G2 EDG BOTH",
               "info" : "Group2 Trigger Edge Polarity Select. This bit configures the group2 to be triggered on both rising"
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "G2 EDG SEL",
               "info" : "Group2 Trigger Edge Polarity Select. This bit determines the polarity of the transition on the"
             },
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "G2 SRC",
               "info" : "Group2 Trigger Source."
             }
          ]
        },
{
          "name" : "GxINTENA",
          "info" : "ADC Event Interrupt Enable Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "28",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "3",
               "bit_Field_Name" : "EV END INT EN",
               "info" : "Event Group Conversion End Interrupt Enable. Please refer to Section 19.5.1 for more details on"
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "EV OVR INT EN",
               "info" : "write a new conversion result to the Event Group results memory which is already full. For more"
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "EV THR INT EN",
               "info" : "Event Group Threshold Interrupt Enable. An Event Group threshold interrupt occurs when the"
             }
          ]
        },
{
          "name" : "GxINTFLG",
          "info" : "ADC Event Group Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "34",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "3",
               "bit_Field_Name" : "EV END",
               "info" : "Event Group Conversion End. This bit will be set only if the Event Group conversions are"
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "EV MEM EMPTY",
               "info" : "Event Group Results Memory Empty. This is a read-only bit; writes have no effect. It is not asource of an interrupt from the ADC module."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "EV MEM OVERRUN",
               "info" : "Event Group Memory Overrun. This is a read-only bit; writes have no effect."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "EV THR INT FLG",
               "info" : "Event Group Threshold Interrupt Flag."
             }
          ]
        },
{
          "name" : "GxINTCR",
          "info" : "ADC Event Group Threshold Interrupt Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "40",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "15-9",
               "bit_Field_Name" : "Sign Extension",
               "info" : "These bits always read the same as the bit 8 of this register."
             },
             {
               "bit_number" : "8-0",
               "bit_Field_Name" : "EV THR",
               "info" : "Event Group Threshold Counter."
             }
          ]
        },
{
          "name" : "EVDMACR",
          "info" : "ADC Event Group DMA Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "4C",
          "fields" : [
             {
               "bit_number" : "24-16",
               "bit_Field_Name" : "EV BLOCKS",
               "info" : "Number of Event Group Result buffers to be transferred using DMA if the ADC module is"
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "DMA EV END",
               "info" : "Event Group Conversion End DMA Transfer Enable."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "EV BLK XFER",
               "info" : "Event Group Block DMA Transfer Enable."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "EV DMA EN",
               "info" : "Event Group DMA Transfer Enable."
             }
          ]
        },
{
          "name" : "G1DMACR",
          "info" : "ADC Group1 DMA Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "50",
          "fields" : [
             {
               "bit_number" : "24-16",
               "bit_Field_Name" : "G1 BLOCKS",
               "info" : "Number of Group1 Result buffers to be transferred using DMA if the ADC module is configured"
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "DMA G1 END",
               "info" : "Group1 Conversion End DMA Transfer Enable."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "G1 BLK XFER",
               "info" : "Group1 Block DMA Transfer Enable."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "G1 DMA EN",
               "info" : "Group1 DMA Transfer Enable."
             }
          ]
        },
{
          "name" : "G2DMACR",
          "info" : "ADC Group2 DMA Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "54",
          "fields" : [
             {
               "bit_number" : "24-16",
               "bit_Field_Name" : "G2 BLOCKS",
               "info" : "Number of Group2 Result buffers to be transferred using DMA if the ADC module is configured"
             },
             {
               "bit_number" : "3",
               "bit_Field_Name" : "DMA G2 END",
               "info" : "Group2 Conversion End DMA Transfer Enable."
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "G2 BLK XFER",
               "info" : "Group2 Block DMA Transfer Enable."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "G2 DMA EN",
               "info" : "Group2 DMA Transfer Enable."
             }
          ]
        },
{
          "name" : "BNDCR",
          "info" : "ADC Results Memory Configuration Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "58",
          "fields" : [
             {
               "bit_number" : "24-16",
               "bit_Field_Name" : "BNDA",
               "info" : "Buffer Boundary A. These bits determine the memory available for the Event Group conversion"
             },
             {
               "bit_number" : "8-0",
               "bit_Field_Name" : "BNDB",
               "info" : "Buffer Boundary B. These bits specify the number of buffers allocated for the Event Group plus the"
             }
          ]
        },
{
          "name" : "BNDEND",
          "info" : "ADC Results Memory Size Configuration Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "5C",
          "fields" : [
             {
               "bit_number" : "16",
               "bit_Field_Name" : "BUF INIT ACTIVE",
               "info" : "ADC Results Memory Auto-initialization Status."
             },
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "BNDEND",
               "info" : "Buffer Boundary End. These bits specify the total number of memory buffers available for"
             }
          ]
        },
{
          "name" : "EVSAMP",
          "info" : "ADC Event Group Sampling Time Configuration Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "60",
          "fields" : [
             {
               "bit_number" : "11-0",
               "bit_Field_Name" : "EV ACQ",
               "info" : "Event Group Acquisition Time. These bits define the sampling window (SW) for the Event Group"
             }
          ]
        },
{
          "name" : "G1SAMP",
          "info" : "ADC Group1 Sampling Time Configuration Register()",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "64",
          "fields" : [
             {
               "bit_number" : "11-0",
               "bit_Field_Name" : "G1 ACQ",
               "info" : "Group1 Acquisition Time. These bits define the sampling window (SW) for the Group1 conversions."
             }
          ]
        },
{
          "name" : "G2SAMP",
          "info" : "ADC Group2 Sampling Time Configuration Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "68",
          "fields" : [
             {
               "bit_number" : "11-0",
               "bit_Field_Name" : "G2 ACQ",
               "info" : "Group2 Acquisition Time. These bits define the sampling window (SW) for the Group2 conversions."
             }
          ]
        },
{
          "name" : "EVSR",
          "info" : "ADC Event Group Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "6C",
          "fields" : [
             {
               "bit_number" : "3",
               "bit_Field_Name" : "EV MEM EMPTY",
               "info" : "Event Group Results Memory Empty. This bit can be effectively used only when the conversion"
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "EV BUSY",
               "info" : "Event Group Conversion Busy."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "EV STOP",
               "info" : "Event Group Conversion Stopped."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "EV END",
               "info" : "Event Group Conversions Ended."
             }
          ]
        },
{
          "name" : "G1SR",
          "info" : "ADC Group1 Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "70",
          "fields" : [
             {
               "bit_number" : "3",
               "bit_Field_Name" : "G1 MEM EMPTY",
               "info" : "Group1 Results Memory Empty. This bit can be effectively used only when the conversion results"
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "G1 BUSY",
               "info" : "Group1 Conversion Busy."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "G1 STOP",
               "info" : "Group1 Conversion Stopped."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "G1 END",
               "info" : "Group1 Conversions Ended."
             }
          ]
        },
{
          "name" : "G2SR",
          "info" : "ADC Group2 Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "74",
          "fields" : [
             {
               "bit_number" : "3",
               "bit_Field_Name" : "G2 MEM EMPTY",
               "info" : "Group2 Results Memory Empty. This bit can be effectively used only when the conversion results"
             },
             {
               "bit_number" : "2",
               "bit_Field_Name" : "G2 BUSY",
               "info" : "Group2 Conversion Busy."
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "G2 STOP",
               "info" : "Group2 Conversion Stopped."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "G2 END",
               "info" : "Group2 Conversions Ended."
             }
          ]
        },
{
          "name" : "GxSEL",
          "info" : "ADC Event Group Channel Select Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "78",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "15-0",
               "bit_Field_Name" : "EV SEL",
               "info" : "Event Group channels selected."
             }
          ]
        },
{
          "name" : "CALR",
          "info" : "ADC Calibration and Error Offset Correction Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "84",
          "fields" : [
             {
               "bit_number" : "11-0",
               "bit_Field_Name" : "ADCALR",
               "info" : "ADC Calibration Result and Offset Error Correction Value."
             }
          ]
        },
{
          "name" : "SMSTATE",
          "info" : "ADC State Machine Status Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "88",
          "fields" : [
             {
               "bit_number" : "23-0",
               "bit_Field_Name" : "LAST CONV",
               "info" : "ADC Input Channel's Last Converted Value."
             }
          ]
        },
{
          "name" : "LASTCONV",
          "info" : "ADC Channel Last Conversion Value Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "8C",
          "fields" : [
             {
               "bit_number" : "23-0",
               "bit_Field_Name" : "LAST CONV",
               "info" : "ADC Input Channel's Last Converted Value."
             }
          ]
        },
        {
          "name" : "GxBUF",
          "info" : "ADC Event Group Results Emulation FIFO Register",
          "lenght" : "32",
          "type" : "tms570_gxbuf_t",
          "adress" : "0",
          "offset" : "90",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT DIR",
               "info" : "ADEVT Pin Direction."
             }
          ]
        },
{
          "name" : "EVEMUBUFFER",
          "info" : "ADC Event Group Results Emulation FIFO Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "F0",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT DIR",
               "info" : "ADEVT Pin Direction."
             }
          ]
        },
{
          "name" : "G1EMUBUFFER",
          "info" : "ADC Group1 Results Emulation FIFO Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "F4",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT DIR",
               "info" : "ADEVT Pin Direction."
             }
          ]
        },
{
          "name" : "G2EMUBUFFER",
          "info" : "ADC Group2 Results Emulation FIFO Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "F8",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT DIR",
               "info" : "ADEVT Pin Direction."
             }
          ]
        },
{
          "name" : "EVTDIR",
          "info" : "ADC ADEVT Pin Direction Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "FC",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT DIR",
               "info" : "ADEVT Pin Direction."
             }
          ]
        },
{
          "name" : "EVTOUT",
          "info" : "ADC ADEVT Pin Output Value Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "100",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT OUT",
               "info" : "ADEVT Pin Output Value. This bit determines the logic level to be output to the ADEVT pin when"
             }
          ]
        },
{
          "name" : "EVTIN",
          "info" : "ADC ADEVT Pin Input Value Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "104",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT IN",
               "info" : "ADEVT Pin Input Value. This is a read-only bit which reflects the logic level on the ADEVT pin."
             }
          ]
        },
{
          "name" : "EVTSET",
          "info" : "ADC ADEVT Pin Set Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "108",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT SET",
               "info" : "ADEVT Pin Set. This bit drives the output of the ADEVT pin high. A read from this bit always"
             }
          ]
        },
{
          "name" : "EVTCLR",
          "info" : "ADC ADEVT Pin Clear Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "10C",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT CLR",
               "info" : "ADEVT Pin Clear. A read from this bit always returns the current state of the ADEVT pin."
             }
          ]
        },
{
          "name" : "EVTPDR",
          "info" : "ADC ADEVT Pin Open Drain Enable Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "110",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT PDR",
               "info" : "ADEVT Pin Open Drain Enable. This bit enables the open-drain capability for the ADEVT pin if it is"
             }
          ]
        },
{
          "name" : "EVTPDIS",
          "info" : "ADC ADEVT Pin Pull Control Disable Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "114",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT PDIS",
               "info" : "ADEVT Pin Pull Control Disable. This bit enables or disables the pull control on the ADEVT pin if it"
             }
          ]
        },
{
          "name" : "EVTPSEL",
          "info" : "ADC ADEVT Pin Pull Control Select Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "118",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "ADEVT PSEL",
               "info" : "ADEVT Pin Pull Control Select. This bit selects a pull-down or pull-up on the ADEVT pin if it is"
             }
          ]
        },
{
          "name" : "EVSAMPDISEN",
          "info" : "ADC Event Group Sample Cap Discharge Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "11C",
          "fields" : [
             {
               "bit_number" : "15-8",
               "bit_Field_Name" : "EV SAMP DIS CYC",
               "info" : "Event Group sample cap discharge cycles. These bits specify the duration in terms of ADCLK"
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "EV SAMP DIS EN",
               "info" : "Event Group sample cap discharge enable."
             }
          ]
        },
{
          "name" : "G1SAMPDISEN",
          "info" : "ADC Group1 Sample Cap Discharge Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "120",
          "fields" : [
             {
               "bit_number" : "15-8",
               "bit_Field_Name" : "G1 SAMP DIS CYC",
               "info" : "Group1 sample cap discharge cycles. These bits specify the duration in terms of ADCLK cycles"
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "G1 SAMP DIS EN",
               "info" : "Group1 sample cap discharge enable."
             }
          ]
        },
{
          "name" : "G2SAMPDISEN",
          "info" : "ADC Group2 Sample Cap Discharge Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "124",
          "fields" : [
             {
               "bit_number" : "15-8",
               "bit_Field_Name" : "G2 SAMP DIS CYC",
               "info" : "for which the ADC internal sampling capacitor is allowed to discharge before sampling the input"
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "G2 SAMP DIS EN",
               "info" : "Group2 sample cap discharge enable."
             }
          ]
        },
{
          "name" : "MAGTHRINTENASET",
          "info" : "ADC Magnitude Compare Interrupt Enable Set Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "158",
          "fields" : [
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "MAG INT ENA SET",
               "info" : "Each of these three bits, when set, enable the corresponding magnitude compare interrupt."
             }
          ]
        },
{
          "name" : "MAGTHRINTENACLR",
          "info" : "ADC Magnitude Compare Interrupt Enable Clear Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "15C",
          "fields" : [
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "MAG INT ENA CLR",
               "info" : "Each of these three bits, when set, enable the corresponding magnitude compare interrupt."
             }
          ]
        },
{
          "name" : "MAGTHRINTFLG",
          "info" : "ADC Magnitude Compare Interrupt Flag Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "160",
          "fields" : [
             {
               "bit_number" : "2-0",
               "bit_Field_Name" : "MAG INT FLG",
               "info" : "Magnitude Compare Interrupt Flags. These bits can be polled by the application to determine if the"
             }
          ]
        },
{
          "name" : "MAGTHRINTOFFSET",
          "info" : "ADC Magnitude Compare Interrupt Offset Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "164",
          "fields" : [
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "MAG INT OFF",
               "info" : "Magnitude Compare Interrupt Offset. This field indexes the currently highest-priority magnitude"
             }
          ]
        },
{
          "name" : "GxFIFORESETCR",
          "info" : "ADC Event Group FIFO Reset Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "168",
          "array" : "3",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "EV FIFO RESET",
               "info" : "allows the ADC module to overwrite the contents of the Event Group results memory starting from"
             }
          ]
        },
{
          "name" : "EVRAMWRADDR",
          "info" : "ADC Event Group RAM Write Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "174",
          "fields" : [
             {
               "bit_number" : "8-0",
               "bit_Field_Name" : "G1 RAM ADDR",
               "info" : "Group1 results memory write pointer. This field shows the address of the location where the next"
             }
          ]
        },
{
          "name" : "G1RAMWRADDR",
          "info" : "ADC Group1 RAM Write Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "178",
          "fields" : [
             {
               "bit_number" : "8-0",
               "bit_Field_Name" : "G1 RAM ADDR",
               "info" : "Group1 results memory write pointer. This field shows the address of the location where the next"
             }
          ]
        },
{
          "name" : "G2RAMWRADDR",
          "info" : "ADC Group2 RAM Write Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "17C",
          "fields" : [
             {
               "bit_number" : "8-0",
               "bit_Field_Name" : "G2 RAM ADDR",
               "info" : "Group2 results memory write pointer. This field shows the address of the location where the next"
             }
          ]
        },
{
          "name" : "PARCR",
          "info" : "ADC Parity Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "180",
          "fields" : [
             {
               "bit_number" : "8",
               "bit_Field_Name" : "TEST",
               "info" : "This bit maps the parity bits into the ADC results' RAM frame so that the application can access"
             },
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "PARITY ENA",
               "info" : "PARITY ENA"
             }
          ]
        },
{
          "name" : "PARADDR",
          "info" : "ADC Parity Error Address Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "184",
          "fields" : [
             {
               "bit_number" : "11-2",
               "bit_Field_Name" : "ERROR ADDRESS",
               "info" : "These bits hold the address of the first parity error generated in the ADC results' RAM. This"
             }
          ]
        },
{
          "name" : "PWRUPDLYCTRL",
          "info" : "ADC Power-Up Delay Control Register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "188",
          "fields" : [
             {
               "bit_number" : "9-0",
               "bit_Field_Name" : "PWRUP DLY",
               "info" : "This register defines the number of VCLK cycles that the ADC state machine has to wait after"
             }
          ]
        },
{
          "name" : "MAGINTCR{}",
          "info" : "ADC Magnitude Compare Interrupt Control Register 2",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "128",
          "group_position" : ["128","130","138"],
          "group_names" : ["1","2","3"],
          "fields" : [
             {
               "bit_number" : "30-26",
               "bit_Field_Name" : "MAG CHID2",
               "info" : "These bits specify the channel number from 0 to 31 for which the conversion result needs to be"
             },
             {
               "bit_number" : "25-16",
               "bit_Field_Name" : "MAG THR2",
               "info" : "These bits specify the 10-bit compare value which the ADC will use for the comparison with the"
             },
             {
               "bit_number" : "12-8",
               "bit_Field_Name" : "COMP CHID2",
               "info" : "These bits specify the channel number from 0 to 31 whose last conversion result is compared"
             },
             {
               "bit_number" : "1",
               "bit_Field_Name" : "CHN/THR COMP2",
               "info" : "Channel OR Threshold comparison."
             },
             {
               "bit_number" : "0",
               "bit_Field_Name" : "CMP GE/LT2",
               "info" : "Greater than or equal to OR Less than comparison operator."
             }
          ]
        },
{
          "name" : "MAGINT{}MASK",
          "info" : "ADC Magnitude Compare Mask Register 0",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "12C",
          "group_position" : ["12C","134","13C"],
          "group_names" : ["1","2","3"],
          "fields" : [
             {
               "bit_number" : "9-0",
               "bit_Field_Name" : "MAG INT0 MASK",
               "info" : "These bits specify the mask for the comparison in order to generate the magnitude compare"
             }
          ]
        }
      ]    
    },
	{
      "name" : "GxBUF",
      "full name" : "GxBuffer",
      "offset" : ["NONE"],
      "registers" :
      [
		{
          "name" : "BUF{}",
          "info" : "Group 0-2 result buffer {} register",
          "lenght" : "32",
          "adress" : "0",
          "offset" : "0",
          "group_position" : ["0","4","8","C","10","14","18","1C"],
          "group_names" : ["0","1","2","3","4","5","6","7"],
          "fields" : [
             {
               "bit_number" : "15",
               "bit_Field_Name" : "G2 EMPTY 10bit mode",
               "info" : "Group2 FIFO Empty. This bit is applicable only when the read from FIFO mode is used for reading the"
             },
             {
               "bit_number" : "10-14",
               "bit_Field_Name" : "G2 CHID 10bit mode",
               "info" : "Group2 Channel Id. These bits are also applicable only when the read from FIFO mode is used for"
             },
             {
               "bit_number" : "0-9",
               "bit_Field_Name" : "G2 DR 10bit mode",
               "info" : "Group2 Digital Conversion Result."
             },
{
               "bit_number" : "31",
               "bit_Field_Name" : "G2 EMPTY 12bit mode",
               "info" : "Group2 FIFO Empty. This bit is applicable only when the read from FIFO mode is used for reading the"
             },
             {
               "bit_number" : "16-20",
               "bit_Field_Name" : "G2 CHID 12bit mode",
               "info" : "Group2 Channel Id. These bits are also applicable only when the read from FIFO mode is used for"
             },
             {
               "bit_number" : "0-11",
               "bit_Field_Name" : "G2 DR 12bit mode",
               "info" : "Group2 Digital Conversion Result."
             }
          ]
        }
		]
	}
  ] 
} 

